# DISPLAY Elektronik GmbH

# DATA SHEET

# LCD MODULE

# DEM 16217 FDH-P(RGB)-N

**Product** Specification

Version: 4

19/Jul/2007

# **GENERAL SPECIFICATION**

# MODULE NO.:

# DEM 16217 FDH-P(RGB)-N

#### CUSTOMER P/N

VERSION NO.	CHANGE DESCRIPTION	DATE
0	ORIGINAL VERSION	09.05.2006
1	ADD BACKLIGHT DRAWING	11.05.2006
2	ADD VERSION	13.01.2007
3	MODIFY DESCRIPTION	09.07.2007
4	MODIFY BACKLIGHT	19.07.2007

PREPARED BY: ZW DATE: 19.07.2007

APPROVED BY: MH DATE: 15.08.2007

# **CONTENTS**

1. FUNCTIONS & FEATURES	4
2. MECHANICAL SPECIFICATIONS	4
3. BLOCK DIAGRAM	4
4. EXTERNAL DIMENSIONS	5
5. PIN ASSIGNMENT	5
6. PCB DRAWING AND DESCRIPTION	6
7. BACKLIGHT ELECTRICAL/OPTICAL SPECIFICATIONS	7
8. DISPLAY DATA RAM (DDRAM)	7
9. INSTRUCTION DESCRIPTION	8
10. INTERFACE WITH MPU IN BUS MODE	12
11. INITIALIZING BY INSTRUCTION	13
12. MAXIMUM ABSOLUTE POWER RATINGS	15
13. ELECTRICAL CHARACTERISTICS	15
14. CHARACTER GENERATOR ROM (S6A0070)	17
15. FRAME FREQUENCY	19
16. LCD MODULES HANDLING PRECAUTIONS	20
17. OTHERS	-20

#### 1. FUNCTIONS & FEATURES

MODULE	LCD TYPE
DEM 16217 FDH-P(RGB)-N	Dark-FSTN Transmissive Negative Mode
Viewing Direction	: 6 o'clock
Driving Scheme	: 1/16 Duty Cycle, 1/5 Bias
Power Supply Voltage	: 5.0 Volt (typ.)
$V_{LCD}$ Adjustable for best contrast	: 4.5 Volt (typ.)
Display Format	: 16x2 Characters (5x8 dots, Format : 192 Kinds)
Internal Memory	: CGROM (8,320 bits )
	: CGRAM (64 x 8 bits )
	: DDRAM (80 x 8 bits for 80 Digits)
Interface	: Easy Interface with a 4-bit or 8-bit MPU

:  $-20^{\circ}$ C to  $+70^{\circ}$ C

:  $-30^{\circ}$ C to  $+80^{\circ}$ C

#### 2. MECHANICAL SPECIFICATIONS


Operating Temperature

Storage Temperature


• Module Size : 84.00 x 44.00 x 10.5 mm

Character Pitch : 3.55 x 5.95 mm
 Character Size : 2.95 x 5.55 mm
 Dot Size : 0.55 x 0.65 mm
 Dot Pitch : 0.60 x 0.70 mm

#### 3. BLOCK DIAGRAM



### 4. EXTERNAL DIMENSIONS




REMARKS: 1,UNMARKED TOLERANCE IS ±0.5, 2,ALL THE MATERIAL COMPLY WITH ROHS.

#### **5. PIN ASSIGNMENT**

Pin No.	Symbol	Function
1	VSS	Ground
2	VDD	Power Supply Voltage +5.0 Volt
3	V0	Power Supply for liquid crystal drive.
4	RS	Register select RS = 0 (Instruction register) RS = 1 (Data register)
5	R/W	Read /Write R/W = 1 (Read) R/W = 0 (Write)
6	E	Enable
7	DB0	
8	DB1	
9	DB2	Bi-directional data bus, data transfer is performed once, thru DB0 to
10	DB3	DB7, in the case of interface data. Length is 8-bits; and twice, thru
11	DB4	DB4 to DB7 in the case of interface data length is 4-bits. Upper four
12	DB5	bits first then lower four bits.
13	DB6	
14	DB7	
15	LED+ (A)	Common Anode, Power Supply for RGB backlight
16	LED- (K-BLUE)	Blue, power supply for 5 Volt (typ. 10mA/LED). Pls refer to item 6
17	LED- (K-GREEN)	Green, power supply for 5 Volt (typ. 15mA/LED). Pls refer to item 6
18	LED- (K-RED)	Red, power supply for 5 Volt (typ. 10mA/LED). Pls refer to item 6

#### 6. PCB DRAWING AND DESCRIPTION

#### 6.1 PCB DRAWING



Note: In application module R1~ R5 =  $4.7k\Omega$ , R6= $91k\Omega$ , R7= R9 =  $47\Omega$ , R8 =  $33\Omega$ 

6.2 The metal-bezel is set on ground when the J2 is closed.

Note: In application module, J2=closed (0 $\Omega$ )

6.3 The mounting holes is set on ground when the J1 is open.

Note: In application module, J1=open

6.4 The resistors R7 is the LED resistor for the blue backlight.

Note: In application R7 = 47 Ohm (additional integrated LED-resistor on module PCB)

6.5 The resistors R8 is the LED resistor for the green backlight.

Note: In application R8 = 33 Ohm (additional integrated LED-resistor on module PCB)

6.6 The resistors R9 is the LED resistor for the red backlight.


Note: In application R9 = 47 Ohm (additional integrated LED-resistor on module PCB)

## 7. BACKLIGHT AND ECTRICAL/OPTICAL SPECIFICATIONS

## 7.1 ELECTRICAL-OPTICAL CHARACTERISTICS (Ta = 25°C)

			RED			GR	EEN		ВІ	UE		Condition
Item	Symbol	min.	typ.	max.	min.	typ.	max.	min.	typ.	max.	Unit	
Forward Voltage	If		10X2	15X2		15X2	20X2		10X2	15X2	v	Vf= 4 V
Reverse Current	Ir			50uA (Vr=4V)			15			15	$\mu$ A	Vr= 3V
Peak wave length	λP	600		610	520		530	465		470	nm	If=30mA
Spectral Line Half width	Δλ		35			25			20		nm	If=30mA
Luminance	Lv		TBD			TBD			TBD		cd/m²	Vf= 4 V

#### 7.2 BACKLIGHT DRAWING



## 8. DISPLAY DATA RAM (DDRAM)

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	DISPLAY POSITION
FIRST LINE	00	01	02	03	04	05	06	07	08	09	0A	OB	0C	0D	0E	0F	<b>←</b> DDRAM ADDRESS
SECOND LINE	40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F	

#### 9. INSTRUCTION DESCRIPTION

#### **Outline**

To overcome the speed difference between the internal clock of S6A0070 and the MPU clock, S6A0070 performs internal operations by storing control information to IR or DR. The internal operation is determined according to the signal from MPU, composed of read/write and data bus (refer to table 5.)

Instruction can be divided largely into four kinds:

- (1) S6A0070 function set instructions (set display methods, set data length, etc.)
- (2) Address set instructions to internal RAM.
- (3) Data transfer instructions with internal RAM.
- (4) Others.

The address of the internal RAM is automatically increased or decreased by 1.

\*NOTE: During internal operation, busy flag (DB7) is read"1". Busy flag check must be preceded by the next instruction. When you make an MPU program with checking the busy flag (DB7), it must be necessary 1/2 fosc for executing the next instruction by falling E signal after the busy flag (DB7) goes to "0".

#### **Contents**

#### Clear display

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	0	1

Clear all the display data by writing "20H" (space code) to all DDRAM address, and set the DDRAM addresses to "00H" in the AC (address counter). Return cursor to original status, namely, bring the cursor to the left edge on first line of the display. Make entry mode increment (I/D="1").

#### 2) Return home

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	1	X

Return home is the cursor return home instruction. Set DDRAM address to "00H" in the address counter. Return cursor to its original site and return display to its original status, if shifted. Contents of DDRAM does not change.

#### 3) Entry mode set

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	1	I/D	SH

Set the moving direction of cursor and display.

I/D: increment/decrement of DDRAM address is increased by 1.

When I/D="1", cursor/blink moves to right and DDRAM address is increased by 1.

When I/D="0", cursor/blink moves to left and DDRAM address is increased by 1.

CGRAM operates the same as DDRAM, when reading from or writing to CGRAM.

#### SH: shift of entire display

When DDRAM is in read (CGRAM read/write) operation or SH="0", shift of entire display is not performed.

If SH="1" and in DDRAM write operation, shift of entire display is performed according to I/D value (I/D="1": shift left, I/D="0": shift right).

#### 4) Display ON/OFF control

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	1	D	С	В

Control display/cursor/blink ON/OFF 1-bit register.

#### D: Display ON/OFF control bit

When D="1", entire display is turned on.

When D="0', display is turned off, but display data remains in DDRAM.

#### C: cursor or ON/OFF control bit

When C="1", cursor is turned on.

When C="0", cursor disappears in current display, but I/D register retains its data.

#### B: cursor blink ON/OFF control bit

When B="1", cursor blink is on, which performs alternately between all the "1" data and display characters at the cursor position. When B="0", blink is off

#### 5) Cursor or display shift

	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Ī	0	0	0	0	0	1	S/C	R/L	X	X

Without writing or reading the display data, shift right/left cursor position or display. This instruction is used to correct or search display data. (refer to table 6). During 2-line mode display, cursor moves to the 2<sup>nd</sup> line after the 40<sup>th</sup> digit of the 1<sup>st</sup> line. Note tat display shift is performed simultaneously in all the lines. When displayed data is shifted repeatedly, each line shifts individually. When display shift is performed, the contents of the address counter are not changed.

Table 4. shift patterns according to S/C and R/L bits

	S/C	R/L	operation
	0	0	Shift cursor to the left, AC is decreased by 1
	0	1	Shift cursor to the right, AC is decreased by 1
ſ	1	0	Shift all the display to the left, cursor moves according to the display
Ī	1	1	Shift all the display to the right, cursor moves according to the display

#### 6) Function set

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	DL	N	F	X	X

#### DL: Interface data length control bit

When DL="1", it means 8-bit bus mode with MPU.

When DL="0", it means 4-bit bus mode with MPU. So to speak, DL is a signal to select 8-bit or 4-bit bus mode.

When 4- bit bus mode, it needs to transfer 4-bit data in two parts.

#### N: display line number control bit

When N="0", it means 1-line display mode.

When N="1", it means 2-line display mode.

#### F: display font type control bit

When F="0", 5 x 7 dots format display mode.

When F="1", 5 x 10 dots format display mode.

#### 7) Set CGRAM address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0

Set CGRAM address to AC.

This instruction makes CGRAM data available from MPU.

#### 8) Set DDRAM address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0

Set DDRAM address to AC. This instruction makes DDRAM data available from MPU. When in 1-line display mode (N=0), DDRAM address is from "00H" to "4FH". In 2-line display mode (N=1), DDRAM address in the 1<sup>st</sup> line is from "00H" to "27H", and DDRAM address in the 2nd line is from "40H" to "67H".

#### 9) Read busy flab & address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0

This instruction shows whether S6A0070 is in internal operation or not. If the resultant BF is "1", it means the internal operation is in progress and your have to wait until BF is low. Then the next instruction can be performed. In this instruction your can also read the value of the address counter.

#### 10) Write data to RAM

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	0	D7	D6	D5	D4	D3	D2	D1	D0

Write binary 8-bit data to DDRAM / CGRAM. The selection of RAM from DDRAM, and CGRAM, is set by the previous address set instruction: DDRAM address set, and CGRAM address set. RAM set instruction can also determine the AC direction to RAM. After write operation, the address is automatically increased/decreased by 1, according to the entry mode.

#### 11) Read data to RAM

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	1	D7	D6	D5	D4	D3	D2	D1	D0

Read binary 8-bit data from DDRAM/CGRAM. The selection of RAM is set by the previous address set instruction. If the address set instruction of RAM is not performed before this instruction, the data that is read first is invalid, because the direction of AC is not determined. If you read RAM data several times without RAM address set instruction before read operation, you can get correct RAM data. In the case of DDRAM read operation, cursor shift instruction plays the same role as DDRAM address set instruction; it also transfers RAM data to the output data register. After read operation the address counter is automatically increased/decreased by 1 according to the entry mode. After CGRAM read operation, display shift may not be executed correctly.

Note: In the case of RAM write operation, after this AC is increased/decreased by 1 like read operation. At his time, AC indicates the next address position, but your can read only the previous data by the read instruction.

Table 5.instruction table

Table 5.msu					T.,	-4: 4	O- 1-					Executio
		•	T	T	Instru	ction (	Code		T		<b>.</b>	n time
Instruction	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Description	(fosc= 270kHz)
Clear Display	0	0	0	0	0	0	0	0	0	1	Write "20H" to DDRAM and set DDRAM address to "00H" from AC.	1.53 ms
Return Home	0	0	0	0	0	0	0	0	1	x	Set DDRAM address to "00H"from AC and return cursor to its original position if shifted.	1.53ms
Entry Mode set	0	0	0	0	0	0	0	1	I/D	SH	Assign cursor moving direction and enable the shift of entire display.	39us
Display ON/OFF Control	0	0	0	0	0	0	1	D	С	В	Set display (D), cursor(C), and blinking of cursor (B) on/off control bit.	39us
Cursor or Display shift	0	0	0	0	0	1	S/C	R/L	X	X	Set cursor moving and display shift control bit, and the direction without changing of DDRAM data.	39us
Function set	0	0	0	0	1	DL	N	F	X	X	Set interface data length (DL:4-bit/8-bit), numbers of display line (N:1-line/2-line, display font type (F:0)	39us
Set CGRAM address	0	0	0	1	AC 5	AC 4	AC 3	AC 2	AC 1	AC 0	Set CGRAM address in address counter.	39us
Set CGRAM address	0	0	1	AC 6	AC 5	AC 4	AC 3	AC 2	AC 1	AC 0	Set DDRAM address in address counter.	39us
Read busy flag and address	0	1	BF	AC 6	AC 5	AC 4	AC 3	AC 2	AC 1	AC 0	Whether during internal operation or not can be known by reading BF. The contents of address counter can also be read.	Ous
Write data to RAM	1	0	D7	D6	D5	D4	D3	D2	D1	D0	Write data into internal RAM (DDRAM/CGRAM).	43us
Read data to RAM	1	1	D7	D6	D5	D4	D3	D2	D1	D0	Read data into internal RAM (DDRAM/CGRAM).	43us


NOTE: when you make an MPU program with checking the busy flag (DB7), it must be necessary 1/2 Fosc for executing the next instruction by falling E signal after the busy flag (DB7) goes to "0".

#### 10. INTERFACE WITH MPU IN BUS MODE

#### 1) Interface with 8-bit MPU

When interfacing data length are 8-bit, transfer is performed all at once through 8-ports, from DB0 to DB7.

An example of the timing sequence is shown below.




Example of 8-bit bus mode timing diagram

#### 2) Interface with 4-bit MPU

When interfacing data length are 4-bit, only 4 ports, from DB4 to DB7, are used as data bus.


At first, higher 4-bit (in case of 8-bit bus mode, the contents of DB4 to DB7) are transferred, and then the lower 4-bit (in case of 8-bit bus mode, the contents of DB0 to DB3) are transferred. So transfer is performed in two parts. Busy flag outputs"1"after the second transfer are ended.

Example of timing sequence is shown below.



Example of 4-bit bus mode timing diagram

#### 11. INITIALIZING BY INSTRUCTION



# <u>DEM 16217 FDH-P(RGB)-N</u>

# **Product Specification**

#### 11-2. 4-bit interface mode

Power on

Wait for more than 30ms after  $V_{DD}$  rises to 4.5v Wait for more than 40ms after  $V_{DD}$  rises to 2.7v

Condition : fosc=270khz

	nction set											
RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0			
0	0	0	0	1	DL	Х	Х	Х	Х			

DI	0	4-bit mode
DL	1	8-bit mode

Wait for more than 39us

					<b>+</b>								
	Function Set (display mode set)												
0	0	0	0	1	0	Х	Х	Х	X				
	_												
0	0	N	<b>-</b>	Х	Х	Х	Х	Х	Х				
<b>↓</b>													
					•								

N	0	1-line mode
	1	2-line mode
	0	5x7dots
F	1	5x10dots

#### Wait for more than 39us

	Display on/off control												
RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0				
0	0	0	0	0	0	Χ	Χ	Χ	Х				
0	0	1	D	С	В	Χ	X	X	X				

D	0	display off
	1	Display on
С	0	cursor off
	1	cursor on
В	0	blink off
В	1	blink on

#### Wait for more than 39us

	Display clear														
RS	RW	DB7	7 DB6 DB5 DB4 DB3 DB2 DB1 C												
0	0	0	0	0	0 0 X		Х	Х	Х						
0	0	0	0	0	1	Х	Х	Х	Х						

Wait for more than 1.53ms

	Entry mode set														
RS	RW DB7 DB6 DB5 DB4 DB3 DB2 DB1 D														
0	0	0	0	0	0	Х	Χ	Χ	Χ						
0	0	0	1	I/D	SH	Χ	Χ	Χ	Χ						
	Initialization end														

I/D	0	decrement mode
I/D	1	increment mode
SH	0	entire shift off
ЗП	1	entire shift on

## 12. MAXIMUM ABSOLUTE POWER RATINGS (Ta=25°C)

Item	Symbol	Standard value	Unit
Power supply voltage(1)	$V_{DD}$	-0.3 ~ +7.0	V
Power supply voltage(2)	V <sub>LCD</sub>	$V_{DD}$ -15.0 ~ $V_{DD}$ +0.3	V
Input voltage	V <sub>IN</sub>	-0.3 ~ V <sub>DD</sub> +0.3	V
Operating temperature	Topr	-20 ~ +70	°C
Storage temperature	T <sub>stg</sub>	-30 ~ +80	°C

#### 13. ELECTRICAL CHARACTERISTICS

## 13-1-1 DC Characteristics (VDD = $4.5V \sim 5.5V$ , Ta = $-20 \sim +70$ °C)


Item	Crymhal	St	tandard V	alue	Test	Unit	
Item	Symbol	MIN	TYP	MAX	Condition	Omt	
Operating Voltage	$V_{\mathrm{DD}}$	4.5	5.0	5.5	+25°C	V	
Supply Current	$I_{DD1}$		1.0	1.5	+25°C	mA	
LCD Driving Voltage	VLCD		4.5	10.0	V <sub>DD</sub> -V <sub>0</sub>	V	

#### 13-2-1 AC Characteristics


 $(V_{DD}=4.5V\sim5.5V,Ta=-20\sim+70^{\circ}C)$ 

	+		( - 00		,.u- =0	/	
Mode	Item	Symbol	Min	Тур	Max	Unit	
	E Cycle Time	t <sub>C</sub>	500				
	E Rise/Fall Time	$t_R, t_F$			25		
	E Pulse Width (High, Low)	t <sub>w</sub>	220				
(1) Write Mode (refer to Figure 10.0)	R/W and RS Setup Time	t <sub>su1</sub>	40			ns	
(refer to riggine refer	R/W and RS Hold Time	t <sub>H1</sub>	10				
	Data Setup Time	t <sub>su2</sub>	60				
	Data Hold Time	t <sub>H2</sub>	10				
	E Cycle Time	t <sub>C</sub>	500				
	E Rise/Fall Time	t <sub>R</sub> ,t <sub>F</sub>			25		
	E Pulse Width (High, Low)	t <sub>w</sub>	220				
(2) Read Mode (refer to Figure 11.0)	R/W and RS Setup Time	t <sub>su</sub>	40			ns	
(Coron to higher this)	R/W and RS Hold Time	t <sub>H</sub>	10				
	Data Out Delay Time	t <sub>D</sub>			120		
	Data Hold Time	t <sub>DH</sub>	20				

### 13-2-2 Write mode



### **13-2-3 Read mode**



# 14. CHARACTER GENERATOR ROM (S6A0070-00)

Upper(4bit)	LLLL	LLHL	LLHH	LHLL	LHLH	LHHL	LHHH	HLLL	HLLH	HLHL	HLHH	HHLL	HHLH	HHHL	нннн
Lowerr(4bit)															
LLLL	CG RAM (1)														
LLLH	(2)														
LLHL	(3)														
LLHH	(4)														
LHLL	(5)														
LHLH	(6)														
LHHL	(7)														
LHHH	(8)														
HLLL	(1)														
HLLH	(2)														
HLHL	(3)														
нінн	(4)														
HHLL	(5)														
HHLH	(6)														
нннг	(7)														
нннн	(8)														


Table 3. Relationship Between character Code (DDRAM) and Character Pattern (CGRAM)

Cha	ract	er C	ode	( DI	DRA	M da	ata )	(	CGR	AM	Add	lress	;			CC	3RA	M Da	ata			Pattern
D7	D6	D5	D4	D3	D2	D1	D0	<b>A5</b>	<b>A4</b>	А3	<b>A2</b>	<b>A</b> 1	Α0	<b>P7</b>	P6	P5	P4	Р3	P2	P1	P0	number
0	0	0	0	Х	0	0	0	0	0	0	0	0	0	Х	Х	Х	0				0	Pattern 1
											0	0	1					0	0	0		
											0	1	0					0	0	0		
											0	1	1									
											1	0	0					0	0	0		
											1	0	1					0	0	0		
											1	1	0					0	0	0		
											1	1	1				0	0	0	0	0	
0	0	0	0	Х	1	1	1	1	1	1	0	0	0	х	Х	Х		0	0	0		Pattern 8
											0	0	1					0	0	0		
											0	1	0					0	0	0		
											0	1	1									
											1	0	0					0	0	0		
											1	0	1					0	0	0		
											1	1	0					0	0	0		
											1	1	1				0	0	0	0	0	

"x": don't care

## 15. FRAME FREQUENCY (1/16 duty cycle)

# A-type Waveform



\* fosc = 270 kHz (1 clock = 3.7 us )

#### 16. LCD MODULES HANDLING PRECAUTIONS

- Please remove the protection foil of polarizer before using.
- The display panel is made of glass. Do not subject it to a mechanical shock by dropping it from a high place, etc.
- If the display panel is damaged and the liquid crystal substance inside it leaks out, do not get any in your mouth. If the substance come into contact with your skin or clothes promptly wash it off using soap and water.
- Do not apply excessive force to the display surface or the adjoining areas since this may cause the color tone to vary.
- The polarizer covering the display surface of the LCD module is soft and easily scratched. Handle this polarize carefully.
- To prevent destruction of the elements by static electricity, be careful to maintain an optimum work environment.
  - -Be sure to ground the body when handling the LCD module.
  - -Tools required for assembly, such as soldering irons, must be properly grounded.
  - -To reduce the amount of static electricity generated, do not conduct assembly and other work under dry conditions.
  - -The LCD module is coated with a film to protect the display surface. Exercise care when peeling off this protective film since static electricity may be generated.

#### Storage precautions

When storing the LCD modules, avoid exposure to direct sunlight or to the light of fluorescent lamps. Keep the modules in bags designed to prevent static electricity charging under low temperature / normal humidity conditions (avoid high temperature / high humidity and low temperatures below 0°C). Whenever possible, the LCD modules should be stored in the same conditions in which they were shipped from our company.

#### 17. OTHERS

- Liquid crystals solidify at low temperature (below the storage temperature range) leading to defective orientation of liquid crystal or the generation of air bubbles (black or white). Air bubbles may also be generated if the module is subjected to a strong shock at a low temperature.
- If the LCD modules have been operating for a long time showing the same display patterns may remain on the screen as ghost images and a slight contrast irregularity may also appear. Abnormal operating status can be resumed to be normal condition by suspending use for some time. It should be noted that this phenomena does not adversely affect performance reliability.
- To minimize the performance degradation of the LCD modules resulting from caused by static electricity, etc. exercise care to avoid holding the following sections when handling the modules:
  - Exposed area of the printed circuit board
  - Terminal electrode sections