Display Elektronik GmbH

DATA SHEET

STANDARD OLED/PLED

DEP 128128D - W

Product Specification

Version: 4

09.05.2013

History of Version

Version	Contents	Date	Note
01	NEW VERSION	17.09.2009	SPEC.
02	Add contrast setting Modify seal color (white→black)	09.11.2011	
03	UPDATE Quality Assurance · Reliability ADD Precautions for Handling · Precautions for Electrical · Precautions for Storage	05.11.2012	
04	Modify	09.05.2013	

CONTENTS

- 1. General Specification
- 2. Absolute Maximum Rating
- 3. Electrical Characteristics
- 4. Optical Characteristics
- 5. Interface Pin Function
- 6. Power supply for LCD Module
- 7. Drawing
- 8. SSD1327 controller data
 - 8.1 Timing Characteristics
 - 8.2 Display Control Instruction
 - 8.3 Power ON and OFF sequence
- 9. Quality Assurance
 - 9.1 Inspection conditions
 - 9.2 Inspection Parameters
 - 9.3 WARRANTY POLICY
 - 9.4 MTBF
- 10. Reliability

DEP 128128D-W - 3 -

1. General Specification

(1) Mechanical Dimension

Item	Standard Value	Unit
Number of dots	128x128	dots
Module dimension (L*W*H)	33.8*43.7*1.41(MAX)	mm
Active area	26.86*26.86	mm
Dot size	0.19(W)×0.19(H)	mm
Dot pitch	0.21(W)×0.21 (H)	mm
Color	White	

(2) Controller IC: SSD1327 Controller

(3) Temperature Range

Operating	-40 ~ +70°C
Storage	-40 ~ +85°C

2. Absolute Maximum Ratings

Item	Symbol	Min	Тур	Max	Unit
Operating Temperature	ТОР	-40	_	+70	$^{\circ}\! \mathbb{C}$
Storage Temperature	TST	-40	_	+85	$^{\circ}\! \mathbb{C}$
Input Voltage	VI	0.3	_	4.0	V
Operating lifetime		10000(1)			Hrs
Operating lifetime		11000(2)			Hrs
Operating lifetime		12000(3)			Hrs

^{*} Note:

- (A) Under Vcc = 15V, Ta = 25°C, 50% RH.
- (B) Life time is defined the amount of time when the luminance has decayed to less than 50% of the initial measured luminance.
- (1) Setting of 100 cd/m²:

- Contrast setting: 0x9b - Frame rate: 105Hz - Duty setting: 1/128

(2) Setting of 90 cd/m^2 :

- Contrast setting: 0x77 - Frame rate: 105Hz - Duty setting: 1/128

(3) Setting of 80 cd/m2:

- Contrast setting: 0x60 - Frame rate: 105Hz - Duty setting: 1/128

DEP 128128D-W - 4 -

3. Electrical Characteristics

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Supply Voltage For Logic	V_{DD} - V_{SS}	_	2.6	3.3	3.5	v
Supply Voltage For Panel	Vcc-V _{SS}	_	14.5	15	15.5	V
Input High Vol	V_{IH}	_	$0.8V_{\mathrm{DD}}$	_	V_{DD}	V
Input Low Vol	$V_{\rm IL}$	_	0	_	$0.2V_{DD}$	V
Output High Vol	V_{OH}	_	$0.9V_{DD}$	_	V_{DD}	V
Output Low Vol.	V_{OL}	_	0	_	$0.1V_{DD}$	V
Supply Current (with built-in						
positive voltage)	I_{DD}	_	_	170	_	mA

4. Optical Characteristics

Item	Min.	Тур.	Max.	Unit
View Angle	160	_	_	deg
Dark Room contrast	2000:1	_	_	_
Response Time	_	10	_	us

DEP 128128D-W -5-

5. Interface Pin Function

Pin No.	Symbol	Level	Description
1	Vss	0V	Ground
2	Vdd	3.3V	Supply voltage for logic
3	CS	H/L	Chip select pin
4	/RES	H/L	Hardware Reset pin
5	D/C	H/L	H: Data; L: Command.
6	WR	H/L	write signal pin
7	RD	H/L	Read signal pin
8	DB0	H/L	Data bus line
9	DB1	H/L	Data bus line
10	DB2	H/L	Data bus line
11	DB3	H/L	Data bus line
12	DB4	H/L	Data bus line
13	DB5	H/L	Data bus line
14	DB6	H/L	Data bus line
15	DB7	H/L	Data bus line
	DISPOFF/	H/L	DISF: VCC Voltage ON/OFF
16	VCC	Н	VCC: Supply Voltage For OLED

Default: Parallel 8-Bit 8080 Interface

68j : Parallel 8-Bit 6800 Interface Special Code

20i : SPI Interface Special Code 20a: I2C Interface Special Code

Jumper settings on FPC:










MCU interface assignment under different bus interface mode

Pin Name	Data/C	Data/Command Interface								Control Signal				
Bus														
Interface	D 7	D6	D5	D4	D3	D2	D1	D 0	E	R/W#	CS#	D/C#	RES#	
8-bit 8080				D[7:0]				RD#	WR#	CS#	D/C#	RES#	
8-bit 6800				D[7:0]				Е	R/W#	CS#	D/C#	RES#	
4-wire SPI	Tie LO	W				NC	SDIN	SCLK	Tie I	OW	CS#	D/C#	RES#	
I^2C	Tie LO	W				SDA _{OUT}	SDA_IN	SCL	Tie I	OW		SA0	RES#	

DEP 128128D-W - 6 -


6. Power supply for LCD Module

LCM operating on "DC 3.3V" input with built-in positive voltage



DEP 128128D-W -7-

7. Drawing



DEP 128128D-W - 8 -


8. SSD1327 controller data 8.1 Timing Characteristics

6800 MPU Interface

 $(V_{CI} - V_{SS} = 1.65V \text{ to } 3.5V, T_A = 25^{\circ}C)$

Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	300	-	-	ns
t _{AS}	Address Setup Time	10	-	-	ns
t_{AH}	Address Hold Time	0	-	-	ns
t_{DSW}	Write Data Setup Time	40	-	-	ns
t_{DHW}	Write Data Hold Time	7	-	-	ns
t _{DHR}	Read Data Hold Time	20	-	-	ns
t _{OH}	Output Disable Time	-	-	70	ns
t_{ACC}	Access Time	-	-	140	ns
DW	Chip Select Low Pulse Width (read)	120			
PW_{CSL}	Chip Select Low Pulse Width (write)	60	-	-	ns
DW	Chip Select High Pulse Width (read)	60			
PW_{CSH}	Chip Select High Pulse Width (write)	60	-	-	ns
t_R	Rise Time	-	-	15	ns
$t_{\rm F}$	Fall Time	-	-	15	ns

6800-series MCU parallel interface characteristics




DEP 128128D-W - 9 -

8080 MPU Interface

 $(V_{CI}$ - V_{SS} = 1.65V to 3.5V, T_A = 25°C)

Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	300	-	-	ns
t _{AS}	Address Setup Time	10	-	-	ns
t _{AH}	Address Hold Time	0	-	-	ns
t _{DSW}	Write Data Setup Time	40	-	-	ns
t _{DHW}	Write Data Hold Time	7	-	-	ns
t _{DHR}	Read Data Hold Time	20	-	-	ns
t _{OH}	Output Disable Time	-	-	70	ns
t _{ACC}	Access Time	-	-	140	ns
t _{PWLR}	Read Low Time	150	-	-	ns
t_{PWLW}	Write Low Time	60	-	-	ns
t _{PWHR}	Read High Time	60	-	-	ns
t_{PWHW}	Write High Time	60	-	-	ns
t_R	Rise Time	-	-	15	ns
$t_{\rm F}$	Fall Time	-	-	15	ns
t _{CS}	Chip select setup time	0	-	-	ns
t _{CSH}	Chip select hold time to read signal	0	-	-	ns
t _{CSF}	Chip select hold time	20	-	-	ns

${\bf 8080}\hbox{-series MCU parallel interface characteristics}$




DEP 128128D-W - 10 -

Serial Interface

 $(V_{CI}$ - V_{SS} = 1.65V to 3.5V, T_A = 25°C)

Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	100	-	-	ns
t_{AS}	Address Setup Time	15	-	-	ns
t _{AH}	Address Hold Time	15	-	-	ns
t _{CSS}	Chip Select Setup Time	20	-	-	ns
t _{CSH}	Chip Select Hold Time	10	-	-	ns
t _{DSW}	Write Data Setup Time	15	-	-	ns
t_{DHW}	Write Data Hold Time	15	-	-	ns
t_{CLKL}	Clock Low Time	20	-	-	ns
t_{CLKH}	Clock High Time	20	-	-	ns
t _R	Rise Time	-	-	15	ns
t _F	Fall Time	-	-	15	ns




DEP 128128D-W - 11 -

I2C Interface

 $(V_{CI} - V_{SS} = 1.65V \text{ to } 3.5V, T_A = 25^{\circ}C)$

Parameter	Min	Тур	Max	Unit
Clock Cycle Time	2.5	-	-	us
Start condition Hold Time	0.6	-	-	us
Data Hold Time (for "SDA _{OUT} " pin)	0	-	-	ns
Data Hold Time (for "SDA _{IN} " pin)	300	-	-	ns
Data Setup Time	100	-	-	ns
Start condition Setup Time (Only relevant for a repeated Start condition)	0.6	-	-	us
Stop condition Setup Time	0.6	-	-	us
Rise Time for data and clock pin	-	-	300	ns
Fall Time for data and clock pin	-	-	300	ns
Idle Time before a new transmission can start	1.3	-	-	us
	Clock Cycle Time Start condition Hold Time Data Hold Time (for "SDA _{OUT} " pin) Data Hold Time (for "SDA _{IN} " pin) Data Setup Time Start condition Setup Time (Only relevant for a repeated Start condition) Stop condition Setup Time Rise Time for data and clock pin Fall Time for data and clock pin	Clock Cycle Time 2.5 Start condition Hold Time 0.6 Data Hold Time (for "SDA _{OUT} " pin) 0 Data Hold Time (for "SDA _{IN} " pin) 300 Data Setup Time 100 Start condition Setup Time (Only relevant for a repeated Start condition) Stop condition Setup Time 0.6 Rise Time for data and clock pin - Fall Time for data and clock pin -	Clock Cycle Time 2.5 - Start condition Hold Time 0.6 - Data Hold Time (for "SDA _{OUT} " pin) 0 - Data Hold Time (for "SDA _{IN} " pin) 300 - Data Setup Time 100 - Start condition Setup Time (Only relevant for a repeated Start condition) Stop condition Setup Time 0.6 - Rise Time for data and clock pin Fall Time for data and clock pin	Clock Cycle Time 2.5 Start condition Hold Time 0.6 Data Hold Time (for "SDA _{OUT} " pin) 0 Data Hold Time (for "SDA _{IN} " pin) 300 Data Setup Time 100 Start condition Setup Time (Only relevant for a repeated Start condition) 0.6 Stop condition Setup Time 0.6 Rise Time for data and clock pin - 300 Fall Time for data and clock pin - 300

I²C interface Timing characteristics



DEP 128128D-W - 12 -

8.2 Display Control Instruction

(R/W#(WR#) = 0, E(RD#) = 1 unless specific setting is stated)

)/C#	damenta Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	15	0	0	0	1	0	1	0	1	Set Column	Setup Column start and end address
0	A[5:0]	*	*	A_5	A ₄	A_3	A_2	A_1	A_0	Address	A[5:0]: Start Address, range:00h~3Fh,
0	B[5:0]	*	*	A_5	A_4	A_3	A_2	A_1	A_0	Addiess	(RESET = 00h)
0	D[J.0]			115	7.4	As	11.2	Al	AU		B[5:0]: End Address, range:00h~3Fh,
											(RESET = 3Fh)
0	75	0	0	0	1	0	1	0	1	Set Row Address	Setup Row start and end address
0	A[6:0]	*	A_6	A_5	A_4	A_3	A_2	A_1	A_0	Charles of the Control of Control	A[6:0]: Start Address, range:00h~7Fh,
0	B[6:0]	*	A_6	A_5	A_4	A_3	A_2	A_1	A_0		(RESET = 00h)
											B[6:0]: End Address, range:00h~7Fh,
											(RESET = 7Fh)
0	81	1	0	0	0	0	0	0	1	Set Contrast	Double byte command to select 1 out of 256
0	A[7:0]	A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0	Control	contrast steps. Contrast increases as the value
0	A[J.V]	11/	120	115	Λ4	Λ_3	14.2	Al	AU	Condo	increases. (RESET = 7Fh)
								5			
0	84 ~ 86	1	0	0	0	0	1	X_1	X_0	Reserved	Command for no operation
0	A0	1	0	1	0	0	0	0	0	Set Re-map	Re-map setting in Graphic Display Data RAM
0	A[7:0]	0	A_6	0	A_4	0	A ₂	A_1	A_0		(GDDRAM)
											A[0] = 0b, Disable Column Address Re-map
											(RESET)
											A[0] = 1b, Enable Column Address Re-map
											A[1] = 0b, Disable Nibble Re-map (RESEΓ)
											A[1] = 1b, Enable Nibble Re-map
											A[2] = 0b, Enable Horizontal Address Increment
											(RESET)
										3	A[2] = 1b, Enable Vertical Address Increment
										3	A[3] = 0b, Reserved (RESET)
										_	A[4] = 0b, Disable COM Re-map (RESET)
											A[4] = 1b, Enable COM Re-map
										3	A[5] = 0b, Reserved (RESET)
											A[6] = 0b, Disable COM Split Odd Even (RESET)
											A[6] = 1b, Enable COM Split Odd Even
										7	A[7] = 0b, Reserved (RESET)
0	A1	1	0	1	0	0	0	0	1		A[6:0]: Vertical shift by setting the starting address
0	A[6:0]	*	Α ₆	A ₅	A_4	A_3	A ₂	A_1	A_0	Line	of display RAM from 0 ~ 127 (RESET = 00h)

DEP 128128D-W - 13 -

1 Fm	. Fundamental Command Table											
D/C#		D7	D6	D5	D4	D3	D2	D1	D0	Command	Description	
0	A2 A[6:0]	1	0 A ₆	1 A ₅	0 A ₄	0 A ₃	0 A ₂	1 A ₁	0 A ₀		A[6:0]: Set vertical offset by COM from 0 ~ 127 (RESET = 00h)	
											e.g. Set A[6:0] to 010000b to move COM16 towards COM0 direction for 16 row	
0	A4 ~ A7	1	0	1	0	0	1	X_1	X ₀	Set Display Mode	A4h = Normal display (RESET) A5h = All ON (All pixels have gray scale of 15, GS15)	
											A6h = All OFF (All pixels have gray scale of 0, GS0) A7h = Inverse Display (GS0 → GS15, GS1 →	
											GS14, GS2 → GS13,)	
0	A8 A[6:0]	1	A_6	1 A ₅	0 A ₄	$\begin{array}{c c} 1 \\ A_3 \end{array}$	A_2	0 A ₁	0 A ₀	Set MUX Ratio	A[6:0]: Set MUX ratio from 16MUX ~ 128MUX:	
	71[0.0]		7.70	115	7 14	113	112	2.1	7 10		A[6:0] = 15 represents 16MUX	
											A[6:0] = 16 represents 17MUX	
											A[6:0] = 126 represents 127MUX	
											A[6:0] = 127 represents 128MUX (RESET)	
											It should be noted that A[6:0]=0~14 is not allowed	
0	AB A[0]	1 0	0	1 0	0	1 0	0	1	1 A ₀	Function Selection A	A[0]=0b, Select external V_{DD} (i.e. Disable internal V_{DD} regulator)	
			7/20								A[0]=1b, Enable internal V _{DD} regulator (RESET)	
0	AE / AF	1	0	1	0	1	1	1	A ₀	Set Display ON/OFF	A[0] = 0b, AEh = Display OFF (sleep mode) (RESET)	
											A[0] = 1b, AFh = Display ON in normal mode	
0	B1 A[7:0]	1 A ₇	0 A ₆	1 A ₅	1 A ₄	0 A ₃	0 A ₂	0 A ₁	1 A ₀	Set Phase Length	A[3:0]: Phase 1 period of 1~15 DCLK's e.g. A[3:0] = 1111b, 15 DCLK Clock (RESET = 0100b)	
											A[7:4]: Phase 2 period of 1~15 DCLK's e.g. A[7:4] = 1111b, 15 DCLK Clocks (RESET = 0111b)	
											Note (1) 0 DCLK is invalid in phase 1 & phase 2	
											(2) GS15 level pulse width must be set larger than the period of phase 1 + phase 2	
0	B2	1	0	1	1	0	0	1	0	NOP	Command for no operation	
										1		

DEP 128128D-W - 14 -

1 Frm	. Fundamental Command Table												
D/C#	STATE OF THE PARTY	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description		
0	B3	1	0	1	1	0	0	1	1		A[3:0]: Define divide ratio (D) of display clock		
0	A[7:0]	A ₇	\mathbf{A}_{6}	A ₅	A ₄	A ₃	A_2	A_1	A_0	Divider /Oscillator Frequency			
											A[7:4]: Set the Oscillator Frequency, F _{OSC} . Oscillator Frequency increases with the value of A[7:4] and vice versa. (Range:0000b~1111b) (RESET = 0000b)		
0	B5	1	0	1	1	0	1	0	1	GPIO	A[1:0] = 00b represents GPIO pin HiZ, input		
0	A[1:0]	0	0	0	0	0	0	A_1	A_0		disable (always read as low) A[1:0] = 01b represents GPIO pin HiZ, input enable A[1:0] = 10b represents GPIO pin output Low (RESET) A[1:0] = 11b represents GPIO pin output High		
											A[1.0] – 110 represents 0110 pin output 11igh		
0	B6 A[3:0]	1 *	0	1 *	1 *	0 A ₃	1 A ₂	1 A ₁	0 A ₀	Set Second pre- charge Period	A[3:0]: Second Pre-charge period of 1~15 DCLK's e.g. A[3:0] = 1111b, 15 DCLK Clock (RESET = 0100b)		
											Note Note This command is used to adjust the second pre- charge period after enabling the second pre-charge by setting $A[1] = 1b$ in command D5h		
0	B8 A1[5:0]	1	0	1 A1 ₅		1 A1 ₃	0 A1 ₂	0 A1 ₁	0 A1 ₀	Set Gray Scale Table	The next 15 data bytes set the gray scale pulse width in unit of DCLK's.		
0	A2[5:0] 		*	A2 ₅	A2 ₄	A2 ₃	A2 ₂	A2 ₁	A2 ₀		A1[5:0], value for GS1 level Pulse width A2[5:0], value for GS2 level Pulse width		
0 0	 A14[5:0] A15[5:0]	*	*			 A14 ₃ A15 ₃					A14[5:0], value for GS14 level Pulse width A15[5:0], value for GS15 level Pulse width		
											Note (1] The pulse width value of GS1, GS2,, GS15 should not be equal. i.e. 0 <gs1<gs2 <gs15<="" td=""></gs1<gs2>		
											(2) GS15 level pulse width must be set larger than the period of phase 1 + phase 2		
0	В9	1	0	1	1	1	0	0	1	Linear LUT	The default Linear Gray Scale table is set in unit of DCLK's as follow		
											GS0 level pulse width = 0; GS1 level pulse width = 0; GS2 level pulse width = 2; GS3 level pulse width = 4; : : : : : : : : : : : : : : : : : : :		

DEP 128128D-W - 15 -

D/C#	damenta Hex	D 7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	BB	1	0	1	1	1	0	1	1	NOP	Command for no operation
U	DD	1	U	1	1	1	U	1	1	NOP	Command for no operation
0	BC	1	0	1	1	1	1	0	0	Set Pre-charge	Set pre-charge voltage level.
0	A[3:0]	0	0	0	0	A_3	A_2	A_1	A_0	voltage	
											A[3:0] Hex Pre-charge voltage code
											0000 00h 0.20 x V _{CC}
											0101 05h 0.5 x V _{CC} (RESET)
											; ; ;
											0111 07h 0.613 x V _{CC}
											1xxx 08h V _{COMH}
0 0	BE A[2:0]	1 0	0	1 0	1 0	1 0	1 A ₂	1 A ₁	0 A ₀	Set V _{COMH}	A[2:0] Hex code V COMH
0	D5	1	1	0	1	0	1	0	1	Function	A[1] = 0b: Disable second precharge (RESET)
0	A[2:0]	0	1	1	0	0	0	A_1	A_0	Selection B	A[1] = 1b: Enable second precharge
											. Following (Trigge (Departm))
											A[0] = 0b: Internal VSL (RESET)
											A[0] = 1b: Enable external VSL
											Note
0	ED	1	1	1	1	1	1	0	1	Set Command	(1) Refer to Table 7-1 for VSL pin details A[2]: MCU protection status.
0	FD	1	1	1 0	1	1	1		1		A[2]. MCO protection status.
0	A[2]	0	0	U	1	0	A ₂	1	0	Lock	A[2] = 0b, Unlock OLED driver IC MCU interfac
											from entering command (RESET)
											A[2] = 1b, Lock OLED driver IC MCU interface
											from entering command
											NT_4-
											Note
											(1) The locked OLED driver IC MCU interface
											prohibits all commands and memory access except
			-:								the FDh command

DEP 128128D-W - 16 -

2. 5	. Scrolling Command Table											
	C#Hex	D 7		D5	D4	D3	D2	D1	D0	Command	Description	
0	26 / 27	0	0	1	0	0	1	1	X ₀	Continuous	26h, X[0]=0, Right Horizontal Scroll	
0	A[7:0]	0	0	0	0	0	0	0	0	Horizontal Scroll	27h, X[0]=1, Left Horizontal Scroll	
0	B[6:0]	sje	B_6	\mathbf{B}_{5}	\mathbf{B}_4	\mathbf{B}_3	\mathbf{B}_2	\mathbf{B}_{1}	\mathbf{B}_0	Setup	(Horizontal scroll by 1 column)	
o	C[2:0]	*	*	*	0	0	C_2	C_1	C_0	1		
o	D[6:0]	a)c	D_6	D_5	D_4	D_3	D_2	D_1	\mathbf{D}_0		A[7:0]: Dummy byte (Set as 00h)	
o	E[5:0]	*	*	\mathbf{E}_{5}	E ₄	\mathbf{E}_3	\mathbf{E}_{2}	\mathbf{E}_1	\mathbf{E}_0		PIGGI P C 11 11 200 200 TEL	
o	F[5:0]	ole .	*	F ₅	F ₄	\mathbf{F}_3	\mathbf{F}_{2}	\mathbf{F}_1	\mathbf{F}_0		B[2:0]: Define start row address; range:00h~7Fh,	
o	G[7:0]	0	0	0	0	0	0	0	0		(RESET = 00h)	
	G[7.0]		U			U	0	0			C[2:0]: Set time interval between each scroll step in terms of frame frequency	
											000b - 6 frames 100b - 3 frames	
											001b – 32 frames 101b – 4 frames	
											010b - 64 frames 110b - 5 frame	
											011b – 256 frames 111b – 2 frame	
0	2E	0	0	1	0		1	1		Descriptor appell	D[2:0]: Define end row address; range:00h~7Fh, (RESET = 7Fh) The value of D[2:0] must be larger or equal to B[2:0] E[7:0]: Define start column address; range:00h~3Fh, (RESET = 00h) F[7:0]: Define end column address; range:00h~3Fh, (RESET = 3Fh) The value of F[2:0] must be larger or equal to E[2:0] G[7:0]: Dummy byte (Set as 00h)	
U	ZE	U	U	1	U	1	Ţ	1	0	Deactivate scroll	Stop scrolling that is configured by command 26h/27h Note (1) After sending 2Eh command to deactivate the scrolling action, the ram data needs to be rewritten.	
0	2F	0	0	1	0	1	1	1	1	Activate scroll	Start scrolling that is configured by the scrolling setup commands :26h/27h with the following valid sequences:	
											Valid command sequence 1: 26h;2Fh.	
			Ļ	Ų.			ļ.	<u>. </u>			Valid command sequence 2: 27h;2Fh.	

DEP 128128D-W - 17 -

Note (1) "*" stands for "Don't care".


8.3 Power ON and OFF sequence

8.3.1 POWER ON / OFF SEQUENCE

The following figures illustrate the recommended power ON and power OFF sequence of SSD1351 (assume VCI and VDDIO are at the same voltage level and internal VDD is used).


Power ON Sequence

- 1. Power ON VDD
- 2. After VDD become stable, set wait time at least 1ms (t0) for internal VDD become stable. Then set RES# pin LOW (logic low) for at least 2us (t1)(4) and then HIGH (logic high).
- 3. After set RES# pin LOW (logic low), wait for at least 2us (t2). Then Power ON VCC. (1)
- 4. After VCC become stable, send command 11h for Sleep Out. SEG/COM will be ON after 200ms (tAF).



Power OFF Sequence

- 1. Send command AEh for display OFF.
- 2. Power OFF VCC. (1), (2)
- 3. Wait for tOFF. Power OFF VDD (where Minimum tOFF=80ms (3), Typical tOFF=100ms)



Note:

- (1) Since an ESD protection circuit is connected between VCI,VDDIO and VCC,VCC becomes lower than VCI whenever VCI,VDDIO is ON and VCC is OFF as shown in the dotted line of VCC in above figures.
- (2) VCC should be disabled when it is OFF.
- (3) VCI, VDDIO should not be Power OFF before VCC Power OFF.
- (4) The register values are reset after t1.
- (5) Power pins(VDDIO, VCC) can never be pulled to ground under any circumstance.

DEP 128128D-W - 18 -

9 Quality Assurance

9.1 Inspection conditions

1. The inspection and meaurement are performed under the following conditions,

2. unless otherwise specified.

3. Temperature: 25±5°C4. Humidity: 50±10%R.H.

5. Distance between the panel and eyes of the inspector≥30cm

9.2 Inspection Parameters

Inspection Item	Defect	Remark		
	(1) Non-displaying			
1 Panal	(2) Line defects			
i. Failei	(3) Malfunction			
	(4) Glass cracked			
2 Film	(1) Film dimension out of	Can not be		
2.1 11111	specification	assembled		
3 Dimension	(1) Outline dimension out			
J. Dillicion	of specification			
	(1) Glass scratch			
1. Panel	(2) Glass cutting NG			
	(3) Glass chip			
	(1) Polarizer scratch	A n. n. o. o. r. o. n. o. o.		
2. Polarizer	(2) Stains on surface	Appearance		
	(3) Polarizer bubbles	defect		
2. Diaplaying	(1) Dim spot			
3. Displaying	Bright spot \ dust			
4. Film	(1) Damage			
	 Panel Film Dimension Panel Polarizer Displaying 	(1) Non-displaying (2) Line defects (3) Malfunction (4) Glass cracked 2. Film (1) Film dimension out of specification (1) Outline dimension out of specification (1) Glass scratch (1) Glass cutting NG (2) Glass cutting NG (3) Glass chip (1) Polarizer scratch (2) Stains on surface (3) Polarizer bubbles 3. Displaying (1) Dim spot \ Bright spot \ dust		

DEP 128128D-W - 19 -

Description	Criterion							
1. Glass scratch	Width (mm) $W \le 0.03$ $0.03 < W \le 0.05$ $0.05 < W$ beyond A.A.	Length (mm) L Ignore L≦3 	number of pieces permitted Ignore 3 None Ignore	Minor				
2. Polarizer bubble	Size $ \begin{array}{c} \Phi \leqq 0.2 \\ 0.2 < \Phi \leqq 0.5 \\ 0.5 < \Phi \\ \text{beyond A.A.} \end{array} $	numbe pieces per Ignor 2 0 Ignor	mitted re	Minor				
3. Dimming spot \ Lighting spot \ Dust	average $\begin{array}{c} D \leq 0.1 \\ 0.1 < D \leq 0.15 \\ 0.15 < D \leq 0.2 \\ 0.2 < D \\ \text{beyond A.A.} \\ D=(\text{long diameter}) \\ \text{Pixel off is not allowed} \\ \end{array}$	1 0 Ignor r + short diam	re re	Minor				

DEP 128128D-W - 20 -

9.3 WARRANTY POLICY

We will provide one-year warranty for the products only if under specification operating conditions.

If there are functional defects found during the period of warranty, the defective products would be replaced on a one-to-one basis.

We would not be responsible for any direct/indirect liabilities consequential to any parties.

9.4 MTBF

9.4.1 .MTBF based on specific test condition is 10K hours.


9.4.2 Test Condition:

9.4.2.1 Supply Voltage: Vcc=15V

9.4.2.2 Luminance: 100cd/m2

9.4.2.3 Operation temperature and humidity:25 °C and 50%RH

9.4.2.4 Run-Patterns:



9.4.3 Test Criteria:

Luminace has decayed to less than 50% of the initial measured luminance.

DEP 128128D-W - 22 -

10.Reliability

■Content of Reliability Test

NO.	Items.	Specification	Applicable Standard
1	High temp. (Non-operation)	85°C, 240hrs	
2	High temp. (Operation)	70°C, 120hrs	
3	Low temp. (Operation)	-40°C, 120hrs	
4	High temp. / High. humidity (Operation)	65°C, 90%RH, 120hrs	
5	Thermal shock(Non-operation)	-40°C ~85°C (-40°C /30min; transit /3min; 85°C /30min; transit /3min) 1cycle: 66min, 100 cycles.	
6	Vibration	Frequency: 5~50HZ, 0.5G Scan rate: 1 oct/min Time: 2 hrs/axis Test axis: X, Y, Z	

Test and measurement conditions

- 1. All measurements shall not be started until the specimens attain to temperature stability.
- 2. All-pixels-on is used as operation test pattern.
- 3. The degradation of Polarizer are ignored for item 1 & 4 & 5.

Criteria

- 1. The function test is OK.
- 2. No observable defects.
- 3. Luminance: >50% of initial value.
- 4. Current consumption: within ±50% of initial value.

Reliability Test

Only guarantees the reliability of the panel under the test conditions and durations listed in the specification, and is not responsible for any test results that are conducted using more stringent conditions and/or with lengthened durations. Also, when the testing the panel in a chamber or oven, make sure they won't produce any condensation on the panel, especially on the electrical leads, before lighting on the panel to see if it passes the test. Also the panel should rest for about an hour at room temperature and pressure before the measurement, as indicated in the specification. Be aware that one should use fresh panel for each of the reliability test items listed in the specification, in other words, don't use the panels that were tested for subsequent tests.

DEP 128128D-W - 23 -