## Display Elektronik GmbH

DATA SHEE

## STANDARD OLED/PLED

## DEP 160128A1 - RGB



Product Specification
Version : 12

History of Version

| Version | Contents | Date | Note |
| :---: | :---: | :---: | :---: |
| 01 | NEW VERSION | 08.07.2010 | SPEC. |
| 02 | Modify module lifetime. | 23.02.2012 |  |
| 03 | UPDATE Quality Assurance, Reliability ADD Precautions for Handling, Precautions for Electrical , Precautions for Storage | 21.08.2012 |  |
| 04 | Modify Cover page | 17.10.2012 |  |
| 05 | Modify Quality Assurance, Power Supply For OLED Module And Panel Layout Diagram | 04.02.2013 |  |
| 06 | Modify Electrical Characteristics | 19.03.2013 |  |
| 07 | Modify Drawing | 05.07.2013 |  |
| 08 | Modify Reliability | 18.02.2014 |  |
| 09 | Modify FPC layout and release IDD value | 11.12.2014 |  |
| 10 | Modify Drawing | 16.09.2015 |  |
| 11 | Modify History of Version , Absolute Maximum Ratings <br> - Optical Characteristics • Precautions for Storage | 09.05.2017 |  |
| 12 | Modify Electrical Characteristics-VCC=16.0V(Min) | 06.07.2017 |  |

## CONTENTS

1. Numbering System
2. General Specification
3. Absolute Maximum Rating
4. Electrical Characteristics
5. Optical Characteristics
6. Interface Pin Function
7. Power Supply For OLED Module And Panel Layout Diagram
8. Drawing
9. SSD1353controller data
9.1 Timing Characteristics
9.2 Display Control Instruction
9.3 Power ON / OFF Sequence \& Application Circuit
10. Quality Assurance
10.1 Inspection conditions
10.2 Inspection Parameters
10.3 WARRANTY POLICY
10.4 MTBF
11. Reliability
12. Precautions for Handling
13. Precautions for Electrical
13.1 Design using the settings in the specification
13.2 Maximum Ratings
13.3 Power on/off procedure
13.4 Power savings
13.5 Residual Image (Image Sticking)
14. Precautions for Storage
15. Numbering System

## 2. General Specification

(1) Mechanical Dimension

| Item | Standard Value | Unit |
| :--- | :---: | :--- |
| Number of dots | $160 \times 128$ | dots |
| Module dimension $\left(\mathrm{L}^{*} \mathrm{~W}^{*} \mathrm{H}\right)$ | $42.7^{*} 65^{*} 2.025$ | mm |
| Active area | $35.015^{*} 28.012$ | mm |
| Dot size | $0.048(\mathrm{~W}) \times 0.199(\mathrm{H})$ | mm |
| Dot pitch | $0.073(\mathrm{~W}) \times 0.219(\mathrm{H})$ | mm |

(2) Controller IC: SSD1353 Controller
(3) Temperature Range

| Operating | $-40 \sim+70^{\circ} \mathrm{C}$ |
| :--- | :---: |
| Storage | $-40 \sim+85^{\circ} \mathrm{C}$ |

## 3. Absolute Maximum Ratings

| Item | Symbol | Condition | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Operating Temperature | ToP |  | -40 | - | +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | TST |  | -40 | - | +85 | ${ }^{\circ} \mathrm{C}$ |
| Humidity |  |  |  |  | 85 | $\%$ |
| Supply Voltage For Logic | VDD |  | 2.4 | - | 3.5 | V |
| Supply Voltage For Panel | VCC |  | 10 |  | 20 |  |
| Operating life time |  | $80 \mathrm{~cd} / \mathrm{m}^{2}, 50 \%$ <br> checkerboard | $12000(1)$ |  |  | Hrs |
| Operating life time |  | $60 \mathrm{~cd} / \mathrm{m}^{2}, 50 \%$ <br> checkerboard | $16000(2)$ |  | Hrs |  |

Note:
(A) Under $\mathrm{Vcc}=17 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}, 50 \% \mathrm{RH}$.
(B) Life time is defined the amount of time when the luminance has decayed to less than $50 \%$ of the initial measured luminance.
(1) Setting of $80 \mathrm{~cd} / \mathrm{m}^{2}$ :
(2) Setting of $60 \mathrm{~cd} / \mathrm{m}^{2}$ :

- Master contrast setting : 0x0f
- Master contrast setting : 0x0b
- Frame rate : 85 Hz
- Frame rate : 85 Hz
- Duty setting : $1 / 128$
- Duty setting : $1 / 128$
(C) Lifetime should be counted once shipping out from our warehouse . But the exact lifetime must depend on customer's operation enviornment and application.


## 4. Electrical Characteristics

| Item | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage For Logic | $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}$ | - | 2.4 | 3.3 | 3.5 | V |
| Supply Voltage For Panel | $\mathrm{Vcc} \mathrm{V}_{\mathrm{SS}}$ | - | 16.0 | 17 | 17.5 | V |
| Input High Vol | $\mathrm{V}_{\mathrm{IH}}$ | - | $0.8 \mathrm{~V}_{\mathrm{DD}}$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V |
| Input Low Vol | $\mathrm{V}_{\mathrm{IL}}$ | - | 0 | - | $0.2 \mathrm{~V}_{\mathrm{DD}}$ | V |
| Output High Vol | $\mathrm{V}_{\mathrm{OH}}$ | - | $0.9 \mathrm{~V}_{\mathrm{DD}}$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V |
| Output Low Vol. | $\mathrm{V}_{\mathrm{OL}}$ | - | 0 | - | $0.1 \mathrm{~V}_{\mathrm{DD}}$ | V |
| Supply Current For Logic <br> (with built-in positive voltage) | $\mathrm{I}_{\mathrm{DD}}$ | - | - | 280 | - | mA |
| Operating current for $\mathrm{V}_{\mathrm{CC}}$ <br> (No panel attached) | $\mathrm{I}_{\mathrm{CC}}$ | Contrast=FF |  | 8.9 | 10 | mA |

## 5. Optical Characteristics

| Item | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: |
| View Angle | 160 | - | - | deg |
| Dark Room contrast | $2000: 1$ | - | - | - |
| Response Time | - | 10 | - | us |
| Pixel Luminance | 60 | 80 | - | cd/m |
| CIEx(White) | 0.27 | 0.31 | 0.35 | CIE1931 |
| CIEy(White) | 0.29 | 0.33 | 0.37 | CIE1931 |
| CIEx(Red) | 0.62 | 0.66 | 0.70 | CIE1931 |
| CIEy(Red) | 0.29 | 0.33 | 0.37 | CIE1931 |
| CIEx(Green) | 0.26 | 0.30 | 0.34 | CIE1931 |
| CIEy(Green) | 0.59 | 0.63 | 0.67 | CIE1931 |
| CIEx(Blue) | 0.10 | 0.14 | 0.18 | CIE1931 |
| CIEy(Blue) | 0.14 | 0.18 | 0.22 | CIE1931 |

## 6. Interface Pin Function

| Pin No. | Symbol | Level | Description |
| :--- | :--- | :--- | :--- |
| 1 | Vss | 0 V | Ground |
| 2 | Vdd | 3.3 V | Supply voltage for logic |
| 3 | CS | H/L | Chip select pin |
| 4 | RES | H/L | Hardware Reset pin |
| 5 | D/C | H/L | H: Data; L: Command. |
| 6 | RW | H/L | $8080:$ data write enable pin <br> $6800:$ Read/Write select pin |
| 7 | E | H/L | $8080:$ data read enable pin <br> $6800:$ Read/Write enable pin |
| 8 | DB0 | H/L | Data bus line |
| 9 | DB1 | H/L | Data bus line |
| 10 | DB2 | H/L | Data bus line |
| 11 | DB3 | H/L | Data bus line |
| 12 | DB4 | H/L | Data bus line |
| 13 | DB5 | H/L | Data bus line |
| 14 | DB6 | H/L | Data bus line |
| 15 | DB7 | H/L | Data bus line |
| 16 | DISF | H/L | DISF: VCC Voltage ON/OFF |

Default:8080 series interface

## 7. Power Supply For OLED Module And Panel Layout Diagram

(Optional) LCM operating on " DC 3.3 V " input with external positive voltage.


Panel Layout Diagram


## 8．Drawing

| $\sum_{i}^{0}$ | $\stackrel{\infty}{\infty}$ | $\stackrel{\circ}{\mathrm{g}}$ | $\mathfrak{s}$ | $\begin{aligned} & \mathfrak{m} \\ & \underset{\sim}{w} \end{aligned}$ | $0$ | $\frac{\mathrm{r}}{3}$ | ه | 응 | ז | \％ | ® | － | $\stackrel{\sim}{\square}$ | $\bigcirc$ | 人 | $\begin{aligned} & 0 \\ & 0 \\ & 2 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 0 \\ & \underset{2}{2} \\ & \underline{\mathrm{z}} \end{aligned}$ | － | N | m | － | 10 | $\bullet$ | 入 | $\infty$ | の | 안 | $F$ | $\stackrel{\sim}{\sim}$ | $\stackrel{\square}{-}$ | $\pm$ | $\stackrel{\square}{\square}$ | $\stackrel{\square}{\bullet}$ |



## 9. SSD1353 controller data

### 9.1 Timing Characteristics

6800 MPU Interface

| Symbol | Parameter | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {cycle }}$ | Clock Cycle Time | 300 | - | - | ns |
| $\mathrm{t}_{\text {AS }}$ | Address Setup Time | 0 | - | - | ns |
| $\mathrm{t}_{\text {AH }}$ | Address Hold Time | 0 | - | - | ns |
| $t_{\text {DSW }}$ | Write Data Setup Time | 40 | - | - | ns |
| $t_{\text {DHW }}$ | Write Data Hold Time | 7 | - | - | ns |
| $\mathrm{t}_{\mathrm{DHR}}$ | Read Data Hold Time | 20 | - | - | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Disable Time | - | - | 70 | ns |
| $\mathrm{t}_{\mathrm{ACC}}$ | Access Time | - | - | 140 | ns |
| PW ${ }_{\text {CSL }}$ | Chip Select Low Pulse Width (read) Chip Select Low Pulse Width (write) | $\begin{aligned} & 120 \\ & 60 \\ & \hline \end{aligned}$ | - | - | ns |
| PW ${ }_{\text {CSH }}$ | Chip Select High Pulse Width (read) Chip Select High Pulse Width (write) | $\begin{aligned} & 60 \\ & 60 \\ & \hline \end{aligned}$ | - | - | ns |
| $\mathrm{t}_{\mathrm{R}}$ | Rise Time | - | - | 15 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | - | - | 15 | ns |



8080 MPU Interface

| Symbol | Parameter | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {creve }}$ \% | Clock Cycle Time | 300 | - | - | ns |
| $\mathrm{t}_{\text {AS }}$ | Address Setup Time | 10 | - | - | ns |
| $\mathrm{t}_{\text {AH }}$ | Address Hold Time | 0 | - | - | ns |
| tDsw | Write Data Setup Time | 40 | - | - | ns |
| torw | Write Data Hold Time | 7 | - | - | ns |
| $\mathrm{t}_{\text {DFRR }}$ | Read Data Hold Time | 20 | - | - | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Disable Time | - | - | 70 | ns |
| $\mathrm{t}_{\mathrm{ACC}}$ | Access Time | - | - | 140 | ns |
| $\mathrm{t}_{\text {puls }}$ | Read Low Time | 150 | - | - | ns |
| tpwLw | Write Low Time | 60 | - | - | ns |
| tpurir | Read High Time | 60 | - | - | ns |
| tpwaw | Write High Time | 60 | - | - | ns |
| $\mathrm{t}_{\mathrm{R}}$ | Rise Time | - | - | 15 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | - | - | 15 | ns |
| $\mathrm{t}_{\mathrm{cs}}$ | Chip select setup time | 0 | - | - | ns |
| tcsh | Chip select hold time to read signal | 0 | - | - | ns |
| tCSF | Chip select hold time | 20 | - | - | ns |



Serial Interface

| Symbol | Parameter | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\text {cvele }}$ | Clock Cycle Time | 250 | - | - | ns |
| $\mathrm{t}_{\text {AS }}$ | Address Setup Time | 150 | - | - | ns |
| $\mathrm{t}_{\text {AH }}$ | Address Hold Time | 150 | - | - | ns |
| $\mathrm{t}_{\mathrm{CSS}}$ | Chip Select Setup Time | 120 | - | - | ns |
| $\mathrm{t}_{\text {CSH }}$ | Chip Select Hold Time | 60 | - | - | ns |
| $\mathrm{t}_{\mathrm{DSW}}$ | Write Data Setup Time | 100 | - | - | ns |
| $\mathrm{t}_{\text {DHW }}$ | Write Data Hold Time | 100 | - | - | ns |
| $\mathrm{t}_{\text {CLKL }}$ | Clock Low Time | 100 | - | - | ns |
| $\mathrm{t}_{\text {CLKH }}$ | Clock High Time | 100 | - | - | ns |
| $\mathrm{t}_{\mathrm{R}}$ | Rise Time | - | - | 15 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | - | - | 15 | ns |



### 9.2 Display Control Instruction

| Fundamental Command Table |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D/C\# | Hex | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Command | Description |
| $\begin{array}{\|l\|} \hline 0 \\ 1 \\ 1 \\ \hline \end{array}$ | $\begin{aligned} & 15 \\ & \mathrm{~A}[7: 0] \\ & \mathrm{B}[7: 0] \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & A_{7} \\ & \mathrm{~B}_{7} \end{aligned}$ | $\begin{array}{\|l\|} \hline 0 \\ \mathrm{~A}_{6} \\ \mathrm{~B}_{6} \end{array}$ | $\begin{aligned} & \hline 0 \\ & \mathrm{~A}_{5} \\ & \mathrm{~B}_{5} \end{aligned}$ | $\begin{array}{\|l\|} \hline 1 \\ \mathrm{~A}_{4} \\ \mathrm{~B}_{4} \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ \mathrm{~A}_{3} \\ \mathrm{~B}_{3} \end{array}$ | $\begin{array}{\|l\|} \hline 1 \\ \mathrm{~A}_{2} \\ \mathrm{~B}_{2} \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ A_{1} \\ B_{1} \end{array}$ | $\begin{aligned} & \hline 1 \\ & \mathrm{~A}_{0} \\ & \mathrm{Bo} \end{aligned}$ | Set Column Address | Set Column start and end address A[7:0]: Set start column address from 00d-159d [reset= 0d (00h)] $\mathrm{B}[7: 0]$ : Set end column address from 00d-159d [reset= 159d (9Fh)] |
| 0 | 5C | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | Write RAM Command | Enable MCU to write Data into RAM |
| 0 | 5D | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | Read RAM Command | Enable MCU to read Data from RAM |
| $\begin{array}{\|l\|} \hline 0 \\ 1 \\ 1 \end{array}$ | $\begin{aligned} & \hline 75 \\ & \mathrm{~A}[7: 0] \\ & \mathrm{B}[7: 0] \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & A_{7} \\ & B_{7} \end{aligned}$ | $\begin{array}{\|l} \hline 1 \\ \mathrm{~A}_{6} \\ \mathrm{~B}_{6} \end{array}$ | $\begin{aligned} & \hline 1 \\ & \mathrm{~A}_{5} \\ & \mathrm{~B}_{5} \end{aligned}$ | $\begin{array}{\|l} \hline 1 \\ \mathrm{~A}_{4} \\ \mathrm{~B}_{4} \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ \mathrm{~A}_{3} \\ \mathrm{~B}_{3} \end{array}$ | $\begin{array}{\|l\|} \hline 1 \\ \mathrm{~A}_{2} \\ \mathrm{~B}_{2} \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ A_{1} \\ B_{1} \end{array}$ | $\begin{aligned} & 1 \\ & \mathrm{~A}_{0} \\ & \mathrm{~B}_{0} \end{aligned}$ | Set Row Address | Set Row start and end address A[7:0]: Set start row address from 00d-131d [reset= 0d (00h)] B[7:0]: Set end row address from 00d-131d [reset= 131d (83h)] |
| $\begin{aligned} & \hline 0 \\ & 1 \end{aligned}$ | $\begin{array}{\|l\|} \hline 81 \\ \mathrm{~A}[7: 0] \end{array}$ | $\begin{aligned} & 1 \\ & \mathrm{~A}_{7} \end{aligned}$ | $\begin{array}{\|l\|} \hline 0 \\ \mathrm{~A}_{6} \end{array}$ | $\begin{aligned} & \hline 0 \\ & \mathrm{~A}_{5} \end{aligned}$ | $\begin{array}{\|l\|} \hline 0 \\ \mathrm{~A}_{4} \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ \mathrm{~A}_{3} \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ \mathrm{~A}_{2} \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ \mathrm{~A}_{1} \end{array}$ | $\begin{aligned} & 1 \\ & \text { Ao } \end{aligned}$ | Set Contrast for Color "A" | Set contrast for all color "A" segment (Pins :SA0 - SA159) A[7:0] valid range: 00d to 255d [reset=128d (80h)] |
| $\begin{aligned} & \hline 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline 82 \\ & A[7: 0] \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & \mathrm{~A}_{7} \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & \mathrm{~A}_{6} \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & \mathrm{~A}_{5} \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & \mathrm{~A}_{4} \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & \mathrm{~A}_{3} \end{aligned}$ | $\begin{array}{\|l\|} \hline 0 \\ \mathrm{~A}_{2} \\ \hline \end{array}$ | $\begin{aligned} & \hline 1 \\ & \mathrm{~A}_{1} \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & A_{0} \end{aligned}$ | Set Contrast for Color "B" | Set contrast for all color "B" segment (Pins :SB0 - SB159) A[7:0] valid range: 00d to 255d [reset=128d (80h)] |
| $\begin{aligned} & \hline 0 \\ & 1 \end{aligned}$ | $\begin{array}{\|l\|} \hline 83 \\ \mathrm{~A}[7: 0] \end{array}$ | $\begin{aligned} & \hline 1 \\ & \mathrm{~A}_{7} \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & \mathrm{~A}_{6} \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & \mathrm{~A}_{5} \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & \mathrm{~A}_{4} \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & \text { A }_{3} \end{aligned}$ | $\begin{array}{\|l\|} \hline 0 \\ \mathrm{~A}_{2} \\ \hline \end{array}$ | $\begin{aligned} & \hline 1 \\ & \mathrm{~A}_{1} \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & \mathrm{~A}_{0} \end{aligned}$ | Set Contrast for Color "C" | Set contrast for all color "C" segment (Pins :SC0 - SC159) A[7:0] valid range: 00d to 255d [reset=128d (80h)] |
| $\begin{aligned} & \hline 0 \\ & 1 \end{aligned}$ | $\begin{array}{\|l\|} \hline 87 \\ \text { A[3:0] } \end{array}$ | $\begin{aligned} & 1 \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|l} \hline 0 \\ * \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ * \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ * \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ \mathrm{~A}_{3} \\ \hline \end{array}$ | $\begin{aligned} & \hline 1 \\ & \mathrm{~A}_{2} \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & \mathrm{~A}_{1} \end{aligned}$ | $\begin{aligned} & 1 \\ & A_{0} \end{aligned}$ | Master <br> Current Control | Set master current attenuation factor A[3:0] can be set from 00d to 15d corresponding to $1 / 16,2 / 16 \ldots$ to 16/16 attenuation. [reset= 15d (0Fh)] |


| Fundamental Command Table |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D/C\# | Hex | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Command | Description |
| $\begin{array}{\|l\|} \hline 0 \\ 1 \\ \hline \end{array}$ | $\begin{aligned} & \hline 8 \mathrm{~A} \\ & \mathrm{~A}[1: 0] \end{aligned}$ | $\begin{array}{\|l\|} \hline 1 \\ 0 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ 0 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ 0 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ 0 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 1 \\ 0 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ 0 \end{array}$ | $\begin{aligned} & \hline 1 \\ & A_{1} \end{aligned}$ | $\begin{array}{\|l\|} \hline 0 \\ \hline A_{0} \end{array}$ | Set Second <br> Pre-charge speed | Set Second Pre-charge speed A[1:0]= 00b, Second Pre-charge speed $=$ slowest A[1:0]= 01b, Second Pre-charge speed =slow A[1:0]= 10b, Second Pre-charge speed =normal [reset] A[1:0]=11b, Second Pre-charge speed =Fast |
| $\begin{array}{\|l\|} \hline 0 \\ 1 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \text { A0 } \\ \text { A[7:0] } \end{array}$ | $\begin{array}{\|l\|} \hline 1 \\ A_{7} \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ A_{6} \end{array}$ | $\begin{aligned} & \hline 1 \\ & A_{5} \end{aligned}$ | $\begin{array}{\|l\|} \hline 0 \\ A_{4} \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ A_{3} \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ \mathrm{~A}_{2} \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ A_{1} \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ A_{0} \end{array}$ | Remap \& Color Depth setting | Set driver remap and color depth A $[0]=0$, Horizontal address increment [reset] A[0]=1, Vertical address increment $\mathrm{A}[1]=0$, RAM Column 0 to 159 maps to Pin SEG (SA,SB,SC) 0 to 159 [reset] A[1]=1, RAM Column 0 to 159 maps to Pin SEG (SA,SB,SC) 159 to 0 A[2]=0, normal order SA,SB,SC (e.g. RGB) [reset] A[2]=1, reverse order SC,SB,SA (e.g. BGR) A[3]=0, Disable left-right swapping on COM [reset] $A[3]=1, \quad$ Set left-right swapping on COM A[4]=0, Scan from COMO to COM[N -1] [reset] A[4]=1, Scan from COM[N-1] to COMO. Where N is the multiplex ratio. A[5]=0, Disable COM Split Odd Even [reset] A[5]=1, Enable COM Split Odd Even Refer to Figure 10-5 for details. A[7:6] $=00 ; 256$ color format A[7:6] $=01 ; 65 \mathrm{k}$ color format [RESET] A[7:6] = 10; 256k color format $\quad A[7: 6]=11 ; 256 \mathrm{k}$ color 16 -bit format 2 If $9-18$-bit mode is selected, color depth will be fixed to 256 k regardless of the setting. Refer to Table 8-7 for details. |
| $\begin{array}{\|l\|} \hline 0 \\ 1 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \text { A1 } \\ \text { A[7:0] } \end{array}$ | $\begin{array}{\|l} \hline 1 \\ A_{7} \end{array}$ | $\begin{aligned} & \hline 0 \\ & A_{6} \end{aligned}$ | $\begin{array}{\|l\|} \hline 1 \\ A_{5} \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ A_{4} \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ A_{3} \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ \mathrm{~A}_{2} \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ A_{1} \end{array}$ | $\begin{array}{\|l\|} \hline 1 \\ A_{0} \end{array}$ | Set Display Start Line | Set display start line register by Row A[7:0]: from 00d to 131d [reset = 0d (00h)] Note (1) A[7:0] must be set to 0 when using A3h command. |
| $\begin{array}{\|l\|} \hline 0 \\ 1 \\ \hline \end{array}$ | $\begin{aligned} & \hline \text { A2 } \\ & \text { A[7:0] } \end{aligned}$ | $\begin{array}{\|l\|} \hline 1 \\ A_{7} \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ A_{6} \end{array}$ | $\begin{array}{\|l\|} \hline 1 \\ \mathrm{~A}_{5} \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ \mathrm{~A}_{4} \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ A_{3} \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ \mathrm{~A}_{2} \end{array}$ | $\begin{aligned} & \hline 1 \\ & A_{1} \end{aligned}$ | $\begin{array}{\|l\|} \hline 0 \\ \mathrm{~A}_{0} \end{array}$ | Set Display Offset | Set vertical offset by COM A[7:0]: from 00d to 131d [reset = Od (00h)] |
| $\begin{array}{\|l} \hline 0 \\ 0 \\ 0 \\ 0 \\ 0 \end{array}$ | $\begin{aligned} & \text { A4 } \\ & \text { A5 } \\ & \text { A6 } \\ & \text { A7 } \end{aligned}$ | $\begin{array}{\|l\|l} \hline 1 \\ 1 \\ 1 \\ 1 \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ 0 \\ 0 \\ 0 \end{array}$ | $\begin{array}{\|l} \hline 1 \\ 1 \\ 1 \\ 1 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ 0 \\ 0 \\ 0 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ 0 \\ 0 \\ 0 \\ 0 \end{array}$ | $\begin{array}{\|l} \hline 1 \\ 1 \\ 1 \\ 1 \end{array}$ | $\begin{aligned} & \hline 0 \\ & 0 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{array}{\|l\|} \hline 0 \\ 1 \\ 0 \\ 1 \end{array}$ | Set Display Mode | A4h=Normal Display [reset] A5h=Entire Display ON, all pixels turn ON at GS63 A6h=Entire Display OFF, all pixels turn OFF A7h=Inverse Display |


| Fundamental Command Table |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D/C\# | Hex | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Command | Description |
| $\begin{array}{\|l\|} \hline 0 \\ 1 \\ \hline \end{array}$ | $\begin{aligned} & \text { A8 } \\ & \text { A[7:0] } \end{aligned}$ | $\begin{aligned} & 1 \\ & A_{7} \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & \mathrm{~A}_{6} \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & A_{5} \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & \mathrm{~A}_{4} \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & \mathrm{~A}_{3} \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & \mathrm{~A}_{2} \end{aligned}$ | $\begin{array}{\|l\|} \hline 0 \\ \mathrm{~A}_{1} \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ \hline A_{0} \end{array}$ | Set Multiplex Ratio | Set MUX ratio to $\mathrm{N}+1$ Mux $\mathrm{N}=\mathrm{A}[7: 0]$ from 15d to 131d (i.e.16MUX -132 MUX) A[7:0] from 00d to 14d are invalid entry [reset= 131d (83h)] |
| $\begin{array}{\|l} \hline 0 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \end{array}$ | AB A[7:0] B[7:0] C[7:0] D[7:0] E[4:0] | $\begin{aligned} & \hline 1 \\ & A_{7} \\ & B_{7} \\ & C_{7} \\ & D_{7} \\ & * \end{aligned}$ | 0 A6 B6 C6 D6 ${ }^{6}$ | $\begin{aligned} & \hline 1 \\ & A_{5} \\ & B_{5} \\ & C_{5} \\ & D_{5} \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & \mathrm{~A}_{4} \\ & \mathrm{~B}_{4} \\ & \mathrm{C}_{4} \\ & \mathrm{D}_{4} \\ & \mathrm{E}_{4} \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & A_{3} \\ & B_{3} \\ & C_{3} \\ & D_{3} \\ & E_{3} \end{aligned}$ | 0 $A_{2}$ $\mathrm{~B}_{2}$ $\mathrm{C}_{2}$ $\mathrm{D}_{2}$ $\mathrm{E}_{2}$ | $\begin{aligned} & \hline 1 \\ & A_{1} \\ & B_{1} \\ & C_{1} \\ & D_{1} \\ & E_{1} \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & A_{0} \\ & B_{0} \\ & C_{0} \\ & D_{0} \\ & E_{0} \end{aligned}$ | Dim Mode setting | Configure dim mode setting A[7:0] = Reserved. (Set as 00h) B[7:0] = Contrast setting for Color A, valid range 0 to 255 d . $\mathrm{C}[7: 0]=$ Contrast setting for Color B, valid range 0 to 255d. D[7:0] = Contrast setting for Color C, valid range 0 to 255 d . $\mathrm{E}[4: 0]=$ Pre-charge voltage setting, valid range 0 to 31 d . |
| $\begin{array}{\|l} \hline 0 \\ 0 \\ 0 \\ 0 \end{array}$ | $\begin{aligned} & \text { AC } \\ & \text { AE } \\ & \text { AF } \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{array}{\|l\|} \hline 0 \\ 0 \\ 1 \end{array}$ | Set Display ON/OFF | ACh = Display ON in dim mode AEh = Display OFF (sleep mode) [reset] AFh = Display ON in normal mode Refer to Figure 10-12 for transitions between different modes |
| $\begin{array}{\|l\|} \hline 0 \\ 1 \\ \hline \end{array}$ | $\begin{aligned} & \hline \mathrm{B} 1 \\ & \text { A[7:0] } \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & \mathrm{~A}_{7} \end{aligned}$ | $\begin{array}{\|l\|} \hline 0 \\ \mathrm{~A}_{6} \end{array}$ | $\begin{aligned} & \hline 1 \\ & A_{5} \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & \mathrm{~A}_{4} \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & \mathrm{~A}_{3} \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & \mathrm{~A}_{2} \end{aligned}$ | $\begin{array}{\|l\|} \hline 0 \\ A_{1} \end{array}$ | $\begin{array}{\|l\|} \hline 1 \\ A_{0} \end{array}$ | Phase 1 and 2 period adjustment | A[3:0] : Phase 1 period in $N$ DCLKs. 3~31 DCLKs allowed as follow: <br> A[3:0] Phase 1 period <br> 0000 invalid <br> 00013 DCLKs <br> 00105 DCLKs <br> 00117 DCLKs <br> 01009 DCLKs [reset] : : <br> 111131 DCLKs <br> A[7:4] : Phase 2 period in N DCLKs. <br> 2~15 DCLKs allowed. <br> A[7:4] Phase 2 period <br> 0000 invalid <br> 0001 invalid <br> 00102 DCLKs <br> 00113 DCLKs : : <br> 01117 DCLKs[reset] : : <br> 111115 DCLKs |


| Fundamental Command Table |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D/C\# | Hex | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Command | Description |
| $\begin{array}{\|l\|} \hline 0 \\ \hline 1 \end{array}$ | $\begin{aligned} & \text { B3 } \\ & \text { A[7:0] } \end{aligned}$ | $1 \mathrm{~A}_{7}$ | $\begin{aligned} & \hline 0 \\ & \mathrm{~A}_{6} \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & \mathrm{~A}_{5} \end{aligned}$ | $\begin{gathered} 1 \\ \mathrm{~A}_{4} \end{gathered}$ | $\begin{aligned} & 0 \\ & \mathrm{~A}_{3} \end{aligned}$ | $\begin{aligned} & \mathrm{O} \\ & \mathrm{~A}_{2} \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & \mathrm{~A}_{1} \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & \mathrm{~A}_{0} \end{aligned}$ | Display Clock Divider / Oscillator Frequency | A[3:0] Divider DCLK is generated from CLK divided by DIVIDER +1 (i.e., 1 to 16) [reset=0000b] A[7:4] Fosc frequency Frequency increases as setting value increases [reset=1100b] |
| $\begin{array}{\|l\|} \hline 0 \\ 1 \end{array}$ | $\begin{aligned} & \mathrm{B} 4 \\ & \mathrm{~A}[3: 0] \end{aligned}$ | $\begin{array}{\|l\|l} 1 \\ * \end{array}$ | $\begin{aligned} & 0 \\ & \hline \end{aligned}$ | $1$ | $1$ | $\begin{aligned} & \hline 0 \\ & \mathrm{~A}_{3} \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & \mathrm{~A}_{2} \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & \mathrm{~A}_{1} \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & \text { Ao } \end{aligned}$ | Set Second <br> Pre-charge <br> Period | $\begin{aligned} & \text { A[3:0] Set Second } \\ & \text { Pre-charge Period 0000b } \\ & 0 \text { DCLKS 0001b } 1 \\ & \text { DCLKS 0010b } 2 \\ & \text { DCLKS .... } 0111 \quad 7 \\ & \text { DCLKS [reset] .... } 111115 \\ & \text { DCLKS } \end{aligned}$ |
| $\begin{aligned} & \hline 0 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | B8 A1[3:0] $\vdots$ A7[3:0] A8[4:0] $\vdots$ A15[4:0] A16[5:0] $\vdots$ A31[5:0] A32[6:0] $\vdots$ A63[6:0] | $\begin{array}{\|l\|l} 1 \\ * \end{array}$ | $\overline{0}$ : * $\begin{array}{\|l} \vdots \\ * \end{array}$ $\begin{array}{\|l} * \\ \vdots \\ * \end{array}$ <br> A326 A636 | $\begin{aligned} & \hline 1 \\ & * \\ & \vdots \\ & * \\ & * \\ & \vdots \\ & * \\ & \text { A165 } \\ & : \\ & \text { A315 } \\ & \text { A325 } \\ & : \\ & \text { A635 } \end{aligned}$ | A84 <br> A154 <br> A164 <br> A314 <br> A324 <br> A634 | 1 A13 <br> A73 <br> A83 <br> A153 <br> A163 <br> A313 <br> A323 <br> A633 | A72 <br> A82 <br> A152 <br> A162 <br> A312 <br> A322 <br> A632 | A71 <br> A81 <br> A151 <br> A161 <br> A311 <br> A321 <br> A631 | 0 A10 $\vdots$ A70 A80 $\vdots$ A150 A160 $\vdots$ A310 A310 $\vdots$ A630 | Set Gray <br> Scale Table | These 63 parameters define Gray Scale (GS) Table in terms of Gamma Setting A1[3:0]: Gamma Setting for GS1, A2[3:0]: Gamma Setting for GS2, : A62[6:0]: Gamma Setting for GS62, A63[6:0]: Gamma Setting for GS63. Note (1] Input 1d for Gamma Setting 1, 2d for Gamma setting 2, ... 127d for Gamma Setting127 (2) 0 < Setting of GS1 < Setting of GS2 < Setting of GS3..... Setting 62 < Setting 63 Refer to Section 8.8 for details. |
| 0 | B9 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | Enable Linear Gray Scale Table | Reset built in Linear Gray Scale table GS0 = Gamma Setting 0; GS1 = Gamma Setting 2 GS2 = Gamma Setting 4; GS3 = Gamma Setting 6; : GS31 <br> = Gamma Setting 62 GS32 <br> = Gamma Setting 65; GS33 = Gamma Setting 67; : GS62 = Gamma Setting 125; GS63 = Gamma Setting 127; Refer to Section 8.8 for details. |


| Fundamental Command Table |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D/C\# | Hex | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Command | Description |
| $\begin{aligned} & \hline 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{BB} \\ & \mathrm{~A}[5: 1] \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & \mathrm{~A}_{5} \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & \mathrm{~A}_{4} \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & A_{3} \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & \mathrm{~A}_{2} \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & A_{1} \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 0 \end{aligned}$ | Set Pre-charge level | Set pre-charge voltage level. All three colors share the same pre-charge voltage. [RESET =3Eh] A[5:1] Hex code pre-charge voltage 00000 00h 0.10 x Vcc: : : 11111 3Eh 0.55 x Vcc |
| $\begin{aligned} & \hline 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & \mathrm{BE} \\ & \mathrm{~A}[5: 2] \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & \mathrm{~A}_{5} \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & \mathrm{~A}_{4} \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & \mathrm{~A}_{3} \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & \mathrm{~A}_{2} \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & 0 \end{aligned}$ | Set Vсомн | Set COM deselect voltage level [reset =3Ch] A[5:2] = A[5:2] Hex code V сомн 0000 00h 0.51 x Vcc 0001 04h 0.53 x Vcc.. .. .. 1101 34h $0.79 \times$ Vcc 1110 38h $0.81 \times$ Vcc 1111 3Ch 0.84 x Vcc |
| $\begin{aligned} & \hline 0 \\ & 1 \\ & 1 \end{aligned}$ | C0 | $\begin{aligned} & 1 \\ & \text { CBTR3 } \end{aligned}$ | $1$ <br> CBTR2 | $\begin{array}{\|l\|} \hline 0 \\ \text { CBTR1 } \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ \text { CBTRO } \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ \text { CATR3 } \\ \text { CCTR3 } \end{array}$ | $\begin{aligned} & \hline 0 \\ & \text { CATR2 } \\ & \text { CCTR2 } \end{aligned}$ | $\begin{array}{\|l\|} \hline 0 \\ \text { CATR1 } \\ \text { CCTR1 } \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ \text { CATRO } \\ \text { CCTRO } \end{array}$ | OTP Write | Program data from MCU to OTP for color coordinate tuning. Details refer to section 10.1.22 "OTP Write (COh)". |
| 0 | E2 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | Software Reset | Reset display circuit and stop Graphic Acceleration operations. |
| 0 | E3 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | NOP | Command for no operation. |
| $\begin{aligned} & \hline 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline \text { FD } \\ & \text { A[2] } \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & \mathrm{~A}_{2} \end{aligned}$ | $\begin{array}{\|l\|} \hline 0 \\ 1 \end{array}$ | $\begin{aligned} & \hline 1 \\ & 0 \end{aligned}$ | Set <br> Command Lock | A[2]: MCU protection status <br> [RESET = 12h] A[2] <br> = 0b, Unlock OLED <br> driver IC MCU <br> interface from entering command [RESET] A[2] = 1b, Lock OLED driver IC MCU interface from entering command Note (1) The locked OLED driver IC MCU interface prohibits all commands and memory access except the FDh command. |

Note
""*" stands for "Don’t care".



| Graphic Acceleration Command Table |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D/C\# | Hex | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Command | Description |
| 0 | 2F | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | Activate horizontal scroll | Activate horizontal scrolling. This command activates the scrolling function according to the setting done by command 27h Continuous Horizontal \& Vertical Scrolling Setup |
| $\begin{array}{\|l\|} \hline 0 \\ 1 \\ 1 \end{array}$ | A3 A[7:0] B[7:0] | $\begin{array}{\|l\|} \hline 1 \\ A_{7} \\ B_{7} \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ A_{6} \\ B_{6} \end{array}$ | $\begin{array}{\|l\|} \hline 1 \\ A_{5} \\ B_{5} \end{array}$ | $\begin{array}{\|l\|l\|} \hline 0 \\ A_{4} \\ B_{4} \end{array}$ | $\begin{array}{\|l\|} \hline 0 \\ A_{3} \\ B_{3} \end{array}$ | $\begin{aligned} & 0 \mathrm{~A}_{2} \\ & \mathrm{~B}_{2} \end{aligned}$ | $\begin{array}{\|l\|} \hline 1 \\ A_{1} \\ B_{1} \end{array}$ | $\begin{array}{\|l\|} \hline 1 \\ A_{0} \\ \hline \end{array}$ | Set Vertical Scroll Area | A[7:0] : Set No. of rows in top fixed area. The No. of rows in top fixed area is referenced to the top of the GDDRAM (i.e. row 0).[RESET = 0] $\mathrm{B}[7: 0]$ : Set No. of rows in scroll area. This is the number of rows to be used for vertical scrolling. The scroll area starts in the first row below the top fixed area. [RESET = 132] Note ${ }_{(1)} A[7: 0]+B[7: 0]<=$ MUX ratio (2) $\mathrm{B}[7: 0]$ <= MUX ratio (3) Set Display Start Line (A1h) must be set to 0 when using A3h command. (4) The last row of the scroll area shifts to the first row of the scroll area. (5) For 132d MUX display $A[7: 0]=0$, $B[7: 0]=132$ : whole area scrolls $A[7: 0]=0, B[7: 0]<132$ : top area scrolls $A[7: 0]+B[7: 0]<132$ : central area scrolls A[7:0] + B[7:0] $=132$ : bottom area scrolls Refer to Figure 10-20 for details. |

### 9.3 Power ON / OFF Sequence \& Application Circuit

## POWER ON / OFF SEQUENCE

## Power ON sequence:

1. Power ON Vdd.
2. After Vdd become stable, set RES\# pin LOW (logic low) for at least 100us( t 1 ) and then HIGH (logic high).
3. After set RES\# pin LOW (logic low ), wait for at least 3us(t2).Then Power ON Vcc.(1)
4. After Vcc become stable, send command AFh for display ON. SEG/COM wil be ON after $200 \mathrm{~ms}(\mathrm{taf})$.


## Power OFF sequence:

1. Send command AEh for display OFF.
2. Wait until panel discharges completely.
3. Power OFF Vcc. (1), (2)
4. Wait for toff. Power OFF Vdd. (where Minimum toff=Oms, Typical toff=100ms )


Note:
(1) Since an ESD protection circuit is connected between VDD and VCC, VCC becomes lower than VDD whenever VDD is ON and VCC is OFF as shown in the dotted line of VCC in above figures.
(2)VCC should be disabled when it is OFF.

## 10. Quality Assurance

### 10.1 Inspection conditions

1. The inspection and meaurement are performed under the following conditions,
2. unless otherwise specified.
3. Temperature: $25 \pm 5^{\circ} \mathrm{C}$
4. Humidity: $50 \pm 10 \%$ R.H.
5. Distance between the panel and eyes of the inspector $\geqq 30 \mathrm{~cm}$

### 10.2 Inspection Parameters

| Severity | Inspection Item | Defect | Remark |
| :---: | :---: | :---: | :---: |
| Major Defect | 1. Panel | (1) Non-displaying |  |
|  |  | (2) Line defects |  |
|  |  | (3) Malfunction |  |
|  |  | (4) Glass cracked |  |
|  | 2. Film | (1) Film dimension out of specification | Can not be assembled |
|  | 3. Dimension | (1) Outline dimension out of specification |  |
| Minor Defect | 1. Panel | (1) Glass scratch | Appearance <br> defect |
|  |  | (2) Glass cutting NG |  |
|  |  | (3) Glass chip |  |
|  | 2. Polarizer | (1) Polarizer scratch |  |
|  |  | (2) Stains on surface |  |
|  |  | (3) Polarizer bubbles |  |
|  | 3. Displaying | (1) Dim spot , Bright spot • dust |  |
|  | 4. Film | (1) Damage <br> (2) Foreign material |  |


| Description | Criterion |  |  | AQL |
| :---: | :---: | :---: | :---: | :---: |
| 1. Glass scratch | Width (mm) W | $\underset{\mathrm{L}}{\text { Length (mm) }}$ | number of pieces permitted | Minor |
|  | $\mathrm{W} \leqq 0.03$ <br> $0.03<\mathrm{W} \leqq 0.05$ <br> $0.05<\mathrm{W}$ <br> beyond A.A. | Ignore $\mathrm{L} \leqq 3$ $--------->~$ | Ignore <br> 3 <br> None <br> Ignore |  |
| 2. Polarizer bubble | Size | number of pieces permitted |  | Minor |
|  | $\begin{aligned} & \quad \Phi \leqq 0.2 \\ & 0.2<\Phi \leqq 0.5 \\ & 0.5<\Phi \\ & \text { beyond A.A. } \end{aligned}$ | Ignor <br> 2 <br> 0 <br> Ignor |  |  |
| 3. Dimming spot Lighting spot Dust | average | number of |  | Minor |
|  | $\begin{aligned} & \hline \mathrm{D} \leqq 0.1 \\ & 0.1<\mathrm{D} \leqq 0.15 \\ & 0.15<\mathrm{D} \leqq 0.2 \\ & 0.2<\mathrm{D} \\ & \text { beyond A.A. } \\ & \hline \end{aligned}$ | Ignor <br> 2 <br> 1 <br> 0 <br> Ignor |  |  |
|  | $\mathrm{D}=($ long diameter + short diameter)/2. Pixel off is not allowed. |  |  |  |

### 10.3 WARRANTY POLICY

DISPLAY . Will provide one-year warranty for the products only if under specification operating conditions.
If there are functional defects found during the period of warranty, the defective products would be replaced on a one-to-one basis.
DISPLAY would not be responsible for any direct/indirect liabilities consequential to any parties.

### 10.4 MTBF

10.4.1 .MTBF based on specific test condition is 12 K hours.
10.4.2 Test Condition:
10.4.2.1 Supply Voltage: Vcc=17V
10.4.2.2 Luminance: $80 \mathrm{~cd} / \mathrm{m} 2$
10.4.2.3 Operation temperature and humidity: $25^{\circ} \mathrm{C}$ and $50 \% \mathrm{RH}$
10.4.2.4 Run-Patterns:


### 10.4.3 Test Criteria:

Luminace has decayed to less than 50\% of the initial measured luminance.

## 11.Reliability

 -Content of Reliability Test| NO. | Items. | Specification | Applicable <br> Standard |
| :---: | :--- | :--- | :---: |
| $\mathbf{1}$ | High temp. (Non-operation) | $85^{\circ} \mathrm{C}, 240 \mathrm{hrs}$ | - |
| $\mathbf{2}$ | High temp. (Operation) | $70^{\circ} \mathrm{C}, 120 \mathrm{hrs}$ | - |
| $\mathbf{3}$ | Low temp. (Operation) | $-40^{\circ} \mathrm{C}, 120 \mathrm{hrs}$ | - |
| $\mathbf{4}$ | High temp. / High. humidity <br> (Operation) | $65^{\circ} \mathrm{C}, 90 \% \mathrm{RH}, 96 \mathrm{hrs}$ | - |
| $\mathbf{5}$ | Thermal <br> shock(Non-operation) | $-40^{\circ} \mathrm{C} \sim 85^{\circ} \mathrm{C}\left(-40^{\circ} \mathrm{C} / 30 \mathrm{~min} ;\right.$ <br> transit $/ 3 \mathrm{~min} ; 85^{\circ} \mathrm{C} / 30 \mathrm{~min} ;$ <br> transit $/ 3 \mathrm{~min}) 1 \mathrm{cycle}: 66 \mathrm{~min}$, <br> 20 cycles. | - |
| $\mathbf{6}$ | Vibration | Frequency : $5 \sim 50 \mathrm{HZ}, 0.5 \mathrm{G}$ <br> Scan rate : 1 oct/min <br> Time $: 2 \mathrm{hrs} / \mathrm{axis}$ <br> Test axis : X, Y, Z | - |

## Test and measurement conditions

1. All measurements shall not be started until the specimens attain to temperature stability.
2. All-pixels-on is used as operation test pattern.
3. The degradation of Polarizer are ignored for item $1 \& 4 \& 5$.

## Criteria

1. The function test is OK.
2. No observable defects.
3. Luminance: $>50 \%$ of initial value.
4. Current consumption : within $\pm 50 \%$ of initial value.

## Reliability Test

DISPLAY only guarantees the reliability of the panel under the test conditions and durations listed in the specification, and is not responsible for any test results that are conducted using more stringent conditions and/or with lengthened durations. Also, when the testing the panel in a chamber or oven, make sure they won't produce any condensation on the panel, especially on the electrical leads, before lighting on the panel to see if it passes the test. Also the panel should rest for about an hour at room temperature and pressure before the measurement, as indicated in the specification. Be aware that one should use fresh panel for each of the reliability test items listed in the specification, in other words, don't use the panels that were tested for subsequent tests.

## 12. Precautions for Handling

12.1 When handling the module, wear powder-free antistatic rubber finger cots, and be careful not to bend and twist it.
12.2 The OLED module is consisted of glass and film, and it should avoid pressure, strong impact, or being dropped from a height.
12.3 The OLED module is an electronic component and is subject to damage caused by Electro Static
Discharge (ESD) and hence normal ESD precautions must be taken when handling it. Also, appropriate ESD protective environment must be administered and maintained in the production line. When handling and assembling the panel, wear an antistatic wrist strap with the alligator clip attached to the ground to prevent ESD damage on the panel. Also, ground the tools being used for panel assembly and make sure the working environment is not too dry to cause ESD problems. (See the photos below).

12.4 Please do not bend the film near the substrate glass.(this could cause film peeling and COF damage) and the peeling strength about $600 \mathrm{~g} / \mathrm{cm}$, the bending <20times and the bending radius : $\mathrm{R}>0.8 \mathrm{~mm}$

12.5 Avoid bending the film at IC bonding area.(>1.5mm)(this could damage the ILB bonding)

12.6 Use both thumbs to insert COF into the connector when assembling the panel. See the photo on the far right below for correct insertion of the film into the connector (one-handed insertion exerts uneven force on the film and could cause its breakage, photo on the left)

12.7 Do not wipe the pin of film with the dry or hard materials that will damage the surface. When cleaning the display surface, use soft cloth solvent and wipe gently (Recommend solvent: IPA, alcohol), and do not wipe the display with dry or hard materials that will damage the polarizer surface and do not use the solvent like: Water, Acetone, Aromatic

## 13. Precautions for Electrical

### 13.1. Design using the settings in the specification

It is extremely important to design and operate the panel using the settings listed in the specification. This includes voltage, current, frame rate, duty cycle... etc. Operation of the OLED outside the specified range in the specification should be entirely avoided to ensure proper operation of the OLED.

### 13.2. Maximum Ratings

To ensure proper operation of the panel, never design the panel with parameters running over the maximum ratings listed in the specification. Also the logic voltages such as VIL and VIH have to be within the specified range in the specification to prevent any improper operation of the panel.

### 13.3 Power on/off procedure

Any operation that does not comply with the procedure could cause permanent damage of the IC and should be avoided. When the logic power is not on, do not activate any input signal. Abrupt shutdown of power to the module, while the OLED panel is on, could cause OLED panel malfunctioning.


### 13.4 Power savings

To save power consumption of the OLED, one can use partial display or sleep mode when the panel is not fully activated. Also, if possible, make maximum use of black background to save power. The OLED is a self-luminous device, and a particular pixel cluster or image can be lit on via software control, so power savings can be achieved by partial display or dimming down the luminance. Depending on the application, the user can choose among Ultra Bright Mode, Normal Operation Mode, and Sleeping Mode.

The power consumption is almost in direct proportion to the brightness of the panel, and also in direct proportion to the number of pixels lit on the panel, so the customer can save the power by the use of black background and Sleeping Mode. One benefit from using these design schemes is the extension of the OLED lifetime.

### 13.5 Residual Image (Image Sticking)

The OLED is a self-emissive device. As with other self-emissive device or displays consisting of self-emissive pixels, when a static image frozen for a long period of time is changed to another one with all-pixels-on background, residual image or image sticking is noticed by the human eye. Image sticking is due to the luminance difference or contrast between the pixels that were previously turned on and the pixels that are newly turned on. The time when image sticking happens depends on the luminance decay curve of the display. The slower the decay, the less prominent the image sticking is. It is strongly recommended that the user employ the following three strategies to minimize image sticking
13.5.1Employ image scrolling or animation to even out the lit-on time of each and every pixel on the display, also could use sleeping mode for reduced the residual image and extend the power capacity.
13.5.2Minimize the use of all-pixels-on or full white background in their application because when the panel is turned on full white, the image sticking from previously shown patterns is the most revealing. Black background is the best for power savings, greatest visibility, eye appealing, and dazzling displays
13.5.3If in the reliability test when a static logo is used, change the pattern into its inverse (i.e., turn off the while pixels and turn on the previously unlit pixels) and freeze the inverse pattern as long as the original logo is used, so every pixel on the panel can be lit on for about the same time to minimize image sticking, caused by the differential turn-on time between the original and its reverse patterns

## 14. Precautions for Storage

Although the storage conditions and guarantee period are indicated in the specification, it is advisable to store the packed cartons or packages at $23^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}, 55 \% \pm 10 \% \mathrm{RH}$. Do not store the OLED module under direct sunlight or UV light and for best panel performance.
※The OLED module would be decayed due to humidity, please keep the environment dry whenever in the operating or storage.

| OK | NG |  |
| :---: | :---: | :---: | :---: |
| OF |  |  |

